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INTRODUCTION
The design of the SYM-1 based data logger resulted from two
USDA sponsored Solar Demonstration Projects. In these projects a
total of 19 solar collectors were to be monitored to determine
the energy collected during the heating season. As funds were
limited, it was not possible to purchase a commercial data logger
for each solar collector so an alternative had to be chosen. The
decision was made to build and program a data logger for the pro-
ject that could be located at each solar collector.
In addition to the solar demonstration projects, several
other uses of the data logger were made. These were for the ice
freezing project (where the logger also served as the controller)
and for engine testing.
LITERATURE REVIEW
In reviewing data loggers there are several types of data
loggers available. They range from computer-based data loggers
to commercial-dedicated data loggers to custom-built dedicated
data loggers.
One type of data logging equipment is the computer-based
data acquisition system. This type of system is sold as either a
full computer with data acquisition interfaces or as data
acquisition interfaces that can be used on an existing computer.
In this case the computer is a complete single-user system with
computer, terminal and disk drives. A disk operating system is
available along with a selection of languages for programming.
With this type of equipment, data can be acquired and processed
on site with full interaction. This is the most flexible type of
data logging system but also the most expensive. Since this sys-
tem is a complete computer it almost always requires 120 volt AC
electrical power for operation. Usually a power outage will com-
pletely stop operation and require an operator to restart the
operation.
Representive of commercial-dedicated data loggers are the
Campbell Scientific CR5 and CR21. The CR21 is built primarily as
a meteorological data logger but can be used for various other
types of data logging. The logger provides a fixed number of
analog channels usable for thermocouples and similar inputs and
pulse counting channels for wind speed and direction sensing.
The CR5 is a more general data logger providing expandable
modules that can be added to meet the desired application. These
systems can store data on either a printed paper tape or a
cassette tape. In addition, a modem can be installed to allow
remote interrogation of the data collected on the data logger
over telephone lines. These data loggers operate on batteries so
that it is not necessary that power is maintained for the logger.
The final type of data logger is the custom-built data
acquisition system based on a computer. In this type of system a
general purpose computer is selected and appropriate data
acquisition circuits are added to acquire the data. The computer
selected can range from a single-board computer with very limited
or no operator input/output capability (such as the Synertek
SYM-1) to a computer with full keyboard and monitor (such as the
Radio Shack TRS80) . The data acquisition hardware is usually
inexpensive and custom built for a specific task. Depending on
the application, the data loggers can be designed for either bat-
tery operation or other electrical power as available.
SELECTION OF THE SYNERTEK SYM-1 MICROCOMPUTER
Several considerations were taken into account in the selec-
tion of a microcomputer for the data acquisition system. The
required features of the microcomputer were as follows:
1. Ease of interfacing the analog to digital (A/D) converter.
2. Handling of power outages during unattended operation.
3. Reliable method of saving data.
4. Being able to transfer data to the Agricultural Engineering
computer.
5. Easily programmable for the data logging task.
The first computer considered was the Radio Shack TRS-80
Model I with a cassette interface. In analyzing this system, it
was found to satisfy requirements 3, 4, and 5 above. The
cassette tape is a reliable storage method for data; interfacing
to the Agricultural Engineering computer can be made through the
RS232 interface; and Basic would provide an adequate programming
environment. Requirement 1, interfacing to the A/D converter, is
possible since the address and data lines are externally accessi-
ble; however, two or three parallel ports would need to be inter-
faced before the A/D could be connected and an additional power
supply would be needed. Requirement 2, providing the ability to
handle power outages, is not an easy problem to handle as the
computer provides no EPROM sockets for auto-start operation. The
only possible solution allowing for unattended operation is to
provide battery backup.
The second computer under consideration was the Synertek
SYM-1 single board computer. This computer satisfied require-
ments 1, 2, 3, and 4 easily. Six parallel ports are provided to
allow interfacing of an A/D converter to the computer. Since a
power supply must be added to operate the computer, the power
supply selected would provide adequate power for both the com-
puter and the A/D converter. Power outage handling is provided
with EPROM sockets that can be configured to automatically res-
tart data logging on power-up. A cassette interface provides
data storage capability and the RS232 interface provides access
to the Agricultural Engineering computer. The last requirement
was the programmability of the computer. Since the Department
has an Apple II computer which uses the same MOS Technology 6502
microprocessor, programming could be done on the Apple II and
then transferred to the SYM-1 in EPROM for execution. Although
programming in Assembly language is not as desirable as in Basic,
this was not considered a major deterrent.
A third computer that was briefly considered is the SD Sys-
tems Single Board Computer which uses the Z-80 microcomputer.
The evaluation of this computer is similar to the SYM-1 as the
computer provides similar features. Although it was felt the Z-
80 is easier to program, this computer was not used due to the
lack of a development system within the Department.
DESIGN OF THE MICROCOMPUTER DATA LOGGER
The development process for the data logger resulted in
three distinct versions of the data logger being produced. These
versions show a progression in capabilities from that of a simple
data logger programmed for a specific task to a more general data
logger that can handle a wide variety of data acquisition tasks.
All versions of the data logger use the same microcomputer,
the Synertek SYM-1. The primary features of the SYM-1 microcom-
puter include a 6-digit LED display and hexadecimal keypad; three
6522 versatile interface adapters (VIA's) providing a total of
six 8-bit parallel ports for interfacing the A/D converter; and a
cassette tape port for reading and writing tapes used for data
storage. The cassette interface also provides motor control
automatic starting and stopping of the tape under software con-
trol.
The peripherals needed for the SYM-1 include a power supply
and cassette tape recorder. The Power One HTAA-16W power supply
provides 5 volts at 2 amperes and +/- 9 to 15 volts at 0.4
amperes each. The Radio Shack CTR-80 cassette tape recorder was
chosen since it is designed for computer use and therefore pro-
vided the necessary characteristics for data storage. All the
components of the data logger are enclosed in an ABS plastic
instrumentation case for protection.
The differences in the three versions of the data logger
involve the data acquisition hardware, real time clock
hardware/software, and control software. All programming was
done on an Apple II-Plus computer with dual disk drives and an
EPROM programmer in Assembly language. This worked well as both
the Apple II-Plus and the SYM-1 share the MOS Technology 6502
microprocessor. Initially the programs were transferred using
the RS232 interface from the Apple II-Plus to the SYM-1 for test-
ing, but as the program grew in size EPROHs were used for test-
ing.
Development System
An Apple II-Plus computer was used as the software develop-
ment system for the data logger. The Apple II-Plus has two disk
drives, 48K Ram and a high speed serial interface. To complete
the development system, the Macro Assembler Editor (MAE) from
Eastern House Software was purchased. All programming was done
using this assembler on the Apple II-Plus.
Initially the object code was down loaded through the Apple
II-Plus and SYM I serial ports and then saved on cassette tapes.
This allowed quick turn-around for program testing and debugging.
Since this requires loading the program from tape and starting
execution manually, automatic power-up operation was impossible.
To provide power-up operation on the SYM-1 an EPROM program-
mer was purchased for the Apple II-Plus. Burning the program
into an EPROM allows automatic power-up operation of the SYM-1
and removes the dependency on loading the program from tape. The
first programmer, an MP.PP III, had some reliability problems due
8to bad socket connectors along with the limitations of program-
ming only 5 volt 2716 EPROMs and not being able to read or verify
the EPROMs. This resulted in several EPROMs that were
incorrectly programmed without indication of such until they mal-
functioned. For these reasons the Apparat Apple PROM Blaster
EPROM programmer was purchased which programmed a variety of
EPROMs, and can also read and verify the EPROM.
Version 1
The first version of the data logger served as an experimen-
tal model to verify operating capabilities, resolution, and reli-
ability of the microcomputer data logger. Its design was very
specific to the task of taking temperature data every minute from
an ice freezing project. Only one data logger was built with
this design and was later upgraded to the Version 2 data logger.
Hardware configuration
The analog to digital (A/D) conversion was performed using
an ADC1609 A/D converter chip. This chip provides a multiplexor
for 16 analog input channels and an A/D converter with eight bits
of resolution over the input range of to 5 volts. For tempera-
ture sensing, the Analog Devices AD590 with a current to voltage
conversion amplifier was used. Resistance of the water and ice
mixture was measured with a voltage divider to determine time of
freezing.
Software
On this first version of the program, the SYM-1 monitor was
used extensively to reduce the amount of programming required.
No information display was done from the data logging program,
relying on the operator to be able to use the SYM-1 monitor to
obtain current data to check operations. A timer in one of the
three 6522 VIA's on the SYM-1 was used to provide interrupts at
50 millisecond (20 Hz) intervals. This provided a timing signal
used to maintain a software real time clock and allow the proces-
sor to perform the data logging. With data logging proceeding as
a background operation, the operator could use the monitor to
check memory locations and proper operation of the program
independently of the data logging.
The operation of the program was to maintain the software
clock, sample the data every minute, and store the data in the
memory array. Every hour the data array was stored twice on tape
to provide duplicate storage in the event there was a defect in
the tape.
The program was initially loaded from cassette into ram but
later stored in an EPROM. In both cases, someone had to physi-
cally start the program, enter the date, and start the data log-
ging. Any power outage would result in the data logger stopping




The second version used the experience gained from Version 1
and resulted in a data logger suitable for taking solar data in
confinement livestock buildings. The additional capabilities
needed were to make the data logger able to withstand power
outages and to continue taking data after the power was turned
back on. An operator interface was also needed to allow people
without computer experience to obtain information about the
current state of input data, time, and general operation.
Hardware
The analog to digital converter used on this data logger was
the ADC0809 which is an eight channel equivalent of the ADC1609.
The temperature sensing circuits were the same, but precision
resistors with a low temperature coefficient of resistance were
used instead of standard carbon resistors. This was required
since the temperature sensors sense absolute temperature and any
errors were a percentage of absolute temperature. For example,
with a 20 degree Celsius temperature (293 degree Kelvin) a 0.5%
change in resistance would result in an unacceptable 1.5 degree
Celsius temperature change. To measure air flow, an air flow
sensor producing thermocouple level output was amplified by a
commutating auto-zero amplifier.
In order for the data logger to handle power outages it
needed either to have battery backup or to be able to automati-
cally restart data logging upon power-up. Since a battery backup
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would be both costly and complex requiring three supply voltages,
the automatic restart operation was selected. To automatically
restart operation upon power-up requires both an auto-start EPROM
and a real time clock since weather data would be of little use
without the time of day. The Oki Semiconductor MSM5832 real time
clock was used primarily because at the time it was the only
microcomputer interfacable, real time clock chip available. This
clock maintains year, month, day, hour, minute, second, and day
of the week. Also provided by the clock chip are l/1024th
second, 1 second, 1 minute, and 1 hour interrupts of which the
hour and minute interrupts usually didn't work as specified in
the data sheet. The second interrupt was used to trigger data
sampling under the interrupt routine. The clock is a single CMOS
chip with a standby power requirement of 2.3 to 5 volts at 30
microamperes. Backup power for this clock was provided by 2 AA
carbon cell batteries which provided power for at least 2 years.
An auto-start EPROM was used to provide the data logger with
power-up restart capability. The SYM-1 provides jumpers to allow
the reset address to be selected from one of the four ROM/EPROMs
sockets. These jumpers were configured so that the reset address
is obtained from the data logging EPROM which has its own copy of
the initialization code after which it enters the data logging
routine.
Another method used to measure air flow was with a vane
anemometer. This anemometer is an AC generator providing a
sinusoidal signal with a frequency and a voltage which are
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proportional to the air flow. This signal was buffered thru a
comparator producing a square wave of the same frequency as the
original signal. A pulse counter in the 6522 VIA is then used to
count these pulses over one-second intervals.
Software
To provide a better user interface a display routine was
developed that would display current data for several channel
numbers. When a channel location is selected by keying in a 2-
digit hexadecimal number, current data for that channel is then
displayed. The first eight channels are the analog data con-
verted to a decimal number representing degrees Fahrenheit. The
time of day and the pulse counter channels were added to the end
of the analog channels providing output for their values also.
The normal state of the display is to cycle thru all the channels
leaving each data value on the LED's for two seconds. The date
and time are set by selecting special channel numbers that are
not normally scanned.
Version 3
This data logger was designed for the solar grain drying
demonstration project. In designing this data logger a more gen-
eral purpose data logger was desired that could more easily adapt
to different needs. The major change from Version 2 was the use
of a 12-bit A/D converter and Programmable Gain Amplifier. This
allows low-level signals such as those provided by thermocouples
to be sampled without a special amplifier. Also by having 12
13
bits of resolution, the need to have a signal use the full range
of the input to obtain acceptable resolution was eliminated.
A block diagram of the version 3 data logger is shown in
Figure 1. Figure 2 shows the typical input connections to the
data logger. A photograph of the data logger is shown in Figure
3.
Hardware
The Burr Brown SDM856JG Data Acquisition System was used for
analog input. This chip provides two 8-channel multiplexors, a
sample and hold, and a 12-bit successive approximation analog to
digital converter. The multiplexors can be configured for either
8 differential channels or 16 single-ended channels. The analog
input multiplexors will take a continuous input voltage of + 20V
and provide reverse biased diodes for static discharge protec-
tion. Easy expansion is provided to 32 single-ended or 16 dif-
ferential channels by the addition of two more 8-channel multi-
plexors. The A/D converter provides tri-state outputs in three
4-bit sections and will complete a conversion in 40 microseconds.
The Burr Brown 3606AG Programmable Gain Amplifier is used to
condition the signal from the multiplexor to the sample and hold.
Four TTL lines select the gain providing eleven gain whose values
are powers of two ranging from 2 to 2 10 (1 to 1024)
.
To supply the automatic power-up sequence with some confi-
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FIGURE 3. SYM-1 Version 3 Data Logger
FIGURE 4. SYM-1 Tape Reader
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SYH-1. These indicate the number of channels (multiples of 8
analog, 2 pulse and 8 digital) and the sampling frequency. The
configuration setting capability gave this data logger much more
versatility than the older data loggers.
The 6522 Versatile Interface Adaptor (VIA) has two pulse
counters, one of which can be used to count an external signal.
Two external pulse-counting inputs are available from the two
6522 VIA's that interface to the A/D board. The pulse counter
inputs go directly to the 6522 VIA and therefore require a clean
TTL signal to give accurate counts. For example, a single unbuf-
fered switch closure will result in from 1 to 50 counts on the
pulse counter.
Eight digital lines were left on the VIA's to provide eight
digital input channels. These inputs can be used to measure
on/off time for devices such as a fan.
The clock interface changed very little from the Version 2
data logger. The main change was to move it to another 6522 VIA
that is partially used for the cassette interface. The reset
circuit is also added on this circuit. A change was made to the
reset circuit to sense cassette save information along with the
clock reading. This allows shortening the delay time from 25
seconds (maximum time for a cassette save) to 2 seconds.
Software
As the program for the data logger is approximately 3,000
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lines of Assembler code, the program has been designed modularly
to make it manageable. There is one large section of the code
that provides floating point functions and is assembled
separately from the main logger program with only the entry
points referenced.
Opon power-up, the reset code is executed which initializes
the SYM-1 and jumps to the data logging routine. The main rou-
tine initializes memory, stores the interrupt vector, and exe-
cutes the show routine to display data on the SYM-1 LED display.
Each input module has an entry point referenced by show that
displays the appropriate values for each channel in that module.
All the data logging activities occur under interrupt con-
trol. The clock chip generates an interrupt signal each second
causing the SYM-1 to stop what it is doing and enter the inter-
rupt routine. The SYM-1 then reads the clock; calls the every-
second routine; determines according to the switch settings
whether it is time to sample data, average data, and/or save data
on tape; and calls a routine to do each job in order. These rou-
tines are short and call the appropriate routines from each
module.
The data manager routines define the format of the data
array and manipulate it for averaging and saving of the data.
The data block consists of a fixed-sized header which includes
the logger ID number; the number of analog, digital, and pulse
channels; and the coded times for sampling, averaging, and saving
19
data. Following this header are multiple data blocks, the size
determined by the number of channels given in the header.
The data blocks consist of the current time, the number of
analog and digital samples, the sum of the analog samples, the
sum of the digital samples, the number of seconds of pulse data,
and total pulse counts. No averaging takes place in the data
logger itself leaving the division for later. At the average
time interval, the entire array of data blocks is moved up in
memory and space is cleared for the next data block. This keeps
the current data in a fixed location while the oldest data is
erased from memory.
The analog section reads each channel at the sample time
interval and adds its value to the summing registers in the data
block. The A/D conversion routine selects the current channel,
sets its gain, and does the conversion. The auto-ranging code
then checks for overflow of which it reduces the gain and retries
the conversion. After a good conversion, the converted value is
checked to see what gain would be required to use all but the
most significant bit. This gain is stored for the next conver-
sion on that channel. Since the programmable gain amplifier has
eleven gain levels which are powers of two, floating point data
simply becomes the converted value with the negative of the gain
as the exponent. The digital channels are implemented as on-time
accumulators. For each bit set the appropriate register is
incremented at the sample time internal. This input can be used
to determine total time or percent of total time.
20
CASSETTE TAPE READER
The SYM-1 microcomputer used to read the data tapes recorded
by the SYM-1 Data Loggers is pictured in Figure 4. The SYM-1 was
used because cassette data recording formats are not standard and
vary from computer to computer. The reader is designed so that
the destination of the data can be any computer that has a RS232
interface such as the UNIX system, Apple II or Radio Shack TRS-
80.
The serial interface on the SYM-1 is a software interface
and provides no hardware modem or flow control signals. The
software serial interface is implemented with one output bit and
one input bit. For serial output, a program with precise timing
loops puts each bit in succession on the output port. For serial
input the reverse is done after receiving a start bit and then
the program samples the input for each bit at the precise time.
Since each operation takes the full dedication of the micropro-
cessor, transfer in only one direction can occur at a time and
any input that occurs while the processor is not ready for input
is lost.
The first method of reading data from the SYM-1 was by using
the existing SYM-1 monitor program. The SYM-1 provides the capa-
bility of using either the on-board keypad or the serial inter-
face as the control and output device and the monitor provides
commands to read a file from the cassette into memory and to do a
hexadecimal dump of memory.
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To get the data from the SYM-1 to the UNIX computer requires
the connection of the SYM-1 to the UNIX computer on a serial
line. In order to avoid writing a program on UNIX to directly
control the SYM-1, a switch box (Figure 5) was built to allow a
terminal to control both the SYM-1 and UNIX computer and direct
the output of the SYM-1 to either the terminal or to UNIX. The
switch box is configured as a loop between the terminal, the
SYM-1, and the UNIX computer. When all three devices are in the
loop, output from the terminal goes to the SYM-1, output from the
SYM-1 goes to UNIX, and output from UNIX goes to the terminal.
When a device is switched out, its input is connected to its out-
put bypassing that device in the loop. For example, switching




FIGURE 5. RS232 Switchbox.
All signal grounds are connected together.
The procedure to read a cassette file into a file with the
switchbox on UNIX is as follows:
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1. On the UNIX system (the SYM-1 switched out) edit the desired
file and enter the mode to append text to the file.
2. On the SYM-1 (the UNIX switched out) read the file from the
tape into memory.
3. Switch both the SYM-1 and UNIX into the loop (output from
the SYM-1 goes to UNIX) and give the SYM-1 the command to do
a hexadecimal dump on memory.
This process is repeated for each file on the tape.
While this procedure got the files transferred, there were
several drawbacks to the procedure: (1) the process required
someone to repeatedly control the transfer, (2) the file that is
obtained on the computer is in hexadecimal, (3) this procedure
requires that the destination be able to accept characters as
fast as they are sent. This is not a problem for UNIX but may be
a problem for other computers.
The solution to these problems is to write a control program
for one computer or both. A single control program on UNIX would
not solve the last problem and would need to be rewritten for
each destination computer. A single program on the SYM-1 would
need specific information about the editor at the destination and
therefore also be destination specific. The third alternative is
to put a program on both, with the SYM-1 side being as general as
possible, but requiring a coordinated program on the destination
computer.
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Since there is no hardware flow control line available on
the SYM-1, there are several software flow control features
available in the reader program. The flow controls implemented
do not include a conventional control such as X-ON/X-OFF since
that cannot be achieved but instead include delays and request
characters. Delays are available and can be programmed between
every character and between every line. Request characters can
be sent by the destination to trigger the transmission of each
line or file, similar to ENQ-ACK. Because the SYM-1 serial
interface is a software program and can miss input when it is not
ready, such as in reading a file from tape, a character is sent
every second while SYM-1 is expecting a request character. Each
of these control parameters are programmable on the SYM-1 reader,
with several configurations pre-programmed in a table.
The manual method resulted in a transfer of hexadecimal
files in which the data was usually binary and needed to be
transformed into ASCII format to be usable in either a program or
for visual scanning. For the Version 3 Data Logger, the SYM-1
reader is programmed to interpret the data, eliminate redundancy,
and transfer the data in ASCII character representation suitable
for direct interpretation. This eliminates one step in the han-
dling of the data that would otherwise have been even more com-
plex with the use of floating point in Version 3. There is also
a hexadecimal dump output available in this reader for the older
data loggers and other data loggers that may be programmed for
other data formats.
24
APPLICATION OF THE DATA LOGGER
The applications for which the data loggers were built were
the two DSDA Solar Demonstration Projects. Both Version 2 and
Version 3 were used in these projects and each performed well.
The data loggers were also used in an ice freezing project and in
engine performance data logging. These projects indicate the
versatility of the data logger in applications for which they
were not intended.
Solar Livestock Demonstration
Version 2 Data Logger was designed and built for the USDA
Solar Livestock Demonstration Project in which nine solar collec-
tors were instrumented and data collected for two heating sea-
sons. All the data loggers were located inside a confinement
swine building, usually in an entry room.
Although there were a few problems with the data loggers,
they collected data and generally operated maintenance free. A
major problem was the occurrence of an ice storm in December of
the first project year. This ice storm caused power fluctuations
and returned power to the SYM-1 before it had completely powered
down. On seven out of nine data loggers state wide this caused
the computer to miss the power on reset signal and left the com-
puter in an indeterminate state. On five of these the cassette
recorder was left on. This resulted in the tape being used up so
that no more data could be taken when power was finally returned
properly. This prompted the design of the watch-dog timer that
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monitors correct operation of the computer and will generate a
reset signal within a few seconds if nothing happens. Another
concern was the corrosive environment in a confinement swine
building. A few of the data loggers showed corrosion on the
solder connections and traces, but the major problem was the
metallic parts of the instrument cases. There were no failures
in the two years of use due to any corrosion.
Solar Grain Drying Project
The Version 3 data logger was built for the USDA Solar Grain
Drying Project in which solar collectors were instrumented for
one drying season and possibly alternate use during the winter.
These data loggers were generally located near grain drying bins
and not near a building in which the data logger could be
located. The first attempt at an outside installation was to use
two plastic trash bags to keep out moisture. This didn't work as
moisture would condense inside the case during the daily tempera-
ture fluctuations. Although the condensation did not cause
failure, about a cup of water accumulated after a rain storm
which did cause failure. After the logger was dried out and
cleaned it continued to operate properly.
The major problem with the data logger was that 50% of the
Burr Brown data acquisition system chips either didn't work ini-
tially or failed during initial operation. Although these
failures were replaced (in four to six weeks) by Burr Brown there
were frustrating. There were also human factor problems with the
26
data loggers getting unplugged or circuit breakers being turned
off inadvertently.
Ice Freezing
All three versions of the data loggers were modified for use
on an ice freezing project to freeze ice during the winter. Each
of these loggers controlled the ice freezing as well as taking
data on the process. The control signals generated were two
digital outputs to turn on a fan and water valve. These signals
were both based on the current temperature.
The first and second versions of the data loggers required
modification of the existing data logging code to obtain the
appropriate control capability. Because of this need to modify
several parts of the code, development and debugging time was
longer than for Version 3. For the Version 3 data logger, the
only changes needed in the logging code were to install two sub-
routine calls into the control code. The control code then used
existing data already sampled, calculated the outputs, and stored
them in the appropriate locations.
The main problem in the ice freezing controllers was caused
by the control relays. Although bypass diodes were installed on
the relays, occasionally a spike would be generated that was
large enough to put the computer into an indeterminate state. In
the second and third version, the watch-dog timer was used which
reset the computer in the event of a shutdown of this type,
allowing normal operation to continue.
27
Engine Performance Logging
The SYM-1 data logger was used to monitor engine performance
in alternate fuels research. This use of the data logger was
possible only through the versatility of the Version 3 Data
Logger. Whereas long-term logging of solar collectors required
continuous hourly sampling, engine performance needs data sam-
pling at 4 second intervals during the test periods with no sam-
pling during stabilization of the engine. All these requirements
had been built into the data logger so no modification was needed
for use in data logging. The only complication was is that the
data logger is set at power-up to automatically save data at reg-
ular time intervals. This must be defeated to prevent logging a
lot of data that is not needed.
The initial problem in using the data logger for engine
testing was that the A/D converters were failing with no apparent
cause. This was later attributed to having active high-level




The programming of the data logger was done entirely in
Assembly language and resulted in approximately 3000 lines of
code for Version 3. The investment in time for this programming
is only worthwhile when there are several units that will use the
same code, in this case for 10 loggers. This results in an
equivalent of 300 lines of code for each logger which is a rea-
sonable amount of code to write for a data logging task. In
order for this type of programming to be useful for a fewer
number of data loggers the task it is to perform must be very
simple or a higher level language must be used.
With the availability of larger EPROMs and high-level
languages such as C and Fortran it is now feasible to use high-
level languages for programming. By using a high-level language,
other advantages would also be realized. These would be more
easily modifiable code and the ability to add features that are
not worth the programming effort in Assembly language.
Data Acquisition Hardware
The 12 bit analog to digital converter is needed in any
flexible data acquisition system. In Version 3, a single chip
includes the multiplexors, sample and hold, voltage reference,
analog to digital converter, and the control circuitry. This is
therefore an expensive chip as it includes all the components
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needed for data acquisition. The problem with this system is
that a failure of one component such as the multiplexor then
requires the replacement of the whole circuit. In our experience
the weakest part of the Burr Brown chip was the voltage refer-
ence, resulting in the replacement of a large component due to
the failure of a simple component. By using multiple chips the
individual chip cost, and therefore replacement cost, is reduced
with very little added complexity. Interfacing the various chips
in the system requires only the connection of the outputs of one
chip to the inputs of the next chip.
The programmable gain amplifier is a very powerful device
used on this data logger. It effectively extends the 12 bit ana-
log to digital converter by the gain of the amplifier, in this
case 1024 or equivalent to 10 bits. This allows simultaneous use
of both low-level to 5 millivolt signals such as thermocouples
and high-level to 5 volt signals such as presure transducers.
In working with a mixture of devices there is a slight effect
from the 5 volt signal on the low-voltage devices on the same
multiplexor; so for full accuracy, signals should be divided
among the channels according to full scale range.
A problem that showed up on the programmable gain amplifier
after it was in use was the zero offset values. There is offset
adjustment on the amplifier, but in using thermocouples the resi-
dual offset and temperature dependent offset can be significant.
To correct for this a channel is connected to ground and sub-
tracted from the thermocouple readings. For higher voltage
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inputs this offset is insignificant and the subtraction isn't
needed. The problem appeared in reading a signal ranging from
270 to 310 millivolts. This signal needs the full resolution to
achieve accuracy with the 270 millivolt offset voltage. In read-
ing this signal two different amplifier gains are used by the
auto-ranging software code and it was observed that the different
gains have different offset voltages. Since the channel tied to
ground is always sampled at the highest gain, it was not obtain-
ing the true offset seen by this signal. To correct this the
zero channel needs to be read at the same gain as the data chan-
nel and subtracted at sample time instead of later.
Cassette Tape Reader
There were some problems in reading the tapes written by the
data loggers. Both the Radio Shack CTR-80 and CTR-80a tape
recorders were used on the data loggers. The newer CTR-80a is
much more reliable than the CTR-80 although both worked. The
major problem was in the head alignment of the writing and read-
ing recorders. If there was any difference in head alignment
then the tape would not read properly until the head alignment
was adjusted. Also interesting was the fact that the optimum
volume level was different on the two recorder models.
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RECOMMENDATIONS FOR FUTURE WORK
In designing a microcomputer-based data logger the two
tradeoffs that must be balanced are hardware and software cost.
In general the lower the cost of hardware, the more time that is
required for programming. In the design of these data loggers
the hardware cost was kept to a minimum at the expense of
software cost. There have also been several developments that
make designing and building a data logger simpler than before.
The recommendations for a new data logger of this type are as
follows:
1. Unless there is evidence of much higher reliability, use
separate multiplexors, sample and hold, and analog to digi-
tal converter chips instead of the all-in-one type. The
only real advantage of the all-in-one is that the control
circuitry is included which can easily be handled in the
microcomputer.
2. Put the terminal connectors on a separate board attached to
the analog to digital converter board with a ribbon cable.
This allows more flexible packaging of the system. Also by
adding 3 or 4 channel select lines and locating second stage
multiplexors on the connector board, up to 128 differential
channels could be selected.
3. Possibly select a newer single board computer using a 16-bit
microprocessor. This would greatly simplify programming of
the data logger.
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4. Select a development system that provides a high level
language that can be used to program the microcomputer. For
example a C compiler is now available for the Apple II and
cross compilers are available for other computers. A high
level language would produce larger code which must be
allowed for but the development time would be much faster.
5. Use CMOS battery backup RAH for configuration storage and
possibly data storage. This would add even more flexibility
to the data logger.
6. Add a serial port that can be used for remote modem interro-
gation or possibly real time access by another computer.
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SUMMARY
The data logger using the SYM-1 microcomputer collected data
on solar collectors as well as other projects. This data logger
was built for approximately one-third the hardware cost of com-
parable data loggers. The total parts cost of the data logger
was $750 compared to over $2000 for commercial data loggers.
Software development required approximately 1000 hours to program
and debug the data logger.
Three versions of the data logger were designed and built
during the two solar demonstration projects. These data loggers
show a progression in capabilities from a simple data logger pro-
grammed for a specific task to a general purpose data logger.
This was demonstrated by the use of the data logger in ice freez-
ing and engine performance testing projects.
The 12-bit analog to digital converter and programmable gain
amplifier provide analog input ranges such that both low level
and high level sensors can be used concurrently. The real time
clock provides time of day for time stamping of the data and
allow automatic power-up operation where time is needed with the
data. A watch-dog timer keeps the data logger function properly
during power fluctuations that might otherwise cause the data
logger to malfunction.
Another SYM-1 was used as a cassette tape reader to read the
tapes produced by the data logger. The data is read from tape
and then transmitted to another computer using the RS232
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interface. Several flow control options are available to control
the flow of data from the SYM-1.
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CONCLUSIONS
Building a data logger using a single board microcomputer
and readily available data acquisition components is an alterna-
tive to purchasing a commercially available data logger provided
several data loggers are to be built alike. This can be for a
lower cost while providing greater performance.
The data logging software is not a small programming task
and represents the single largest cost item for the data logger.
To be feasible the software cost must be spread over several
units.
The Burr Brown Data Acquisition System and similar devices
do not the provide much of an advantage over separate components.
They are actually 4 or 5 separate devices on a single chip that
must still be connected together for operation. There is little
or no cost savings by using the single chip, while if the multi-
plexor goes bad the entire $175 package must be replaced instead
of a single $12 multiplexor chip.
A common practice to correct for amplifier offset is to read
an input channel that has its positive and negative inputs tied
together and substracting the reading from the other channel.
With the programmable gain amplifier this must be modified as
there may be different offsets for each gain.
For continuous unattended operation of a computer, special
considerations must be taken to properly handle power losses and
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fluctuations. The watch-dog timer provided for reliable recovery
from power supply problems. After the watch-dog timer was
installed there were no malfunctions due to power variations.
In programming for continuous operation where there may be
power problems, special care must be taken to verify correct
operation. There were instances where a memory location would
get changed by some random event and result in improper logging
operation. The software should provide extensive checks to ver-
ify consistency of operation and these should be run periodically
rather than only upon reset.
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DSERS MANUAL FOB THE SYM-1 BASED DATA
LOGGER VERSION 3 AND READER VERSION 2
BY
Michael D. Schwarz
1. SYM BASED DATA LOGGER
1.1 HARPWARE
1.1.1 lami connections Input connections to the data logger are made thru
screw type terminal blocks on the interface board. For ease of use, a wire
wrap pin is connected to each terminal pole to provide alternate on-board con-
nections. The terminal blocks are arranged in 2 or 3 rows of 2 terminal
blocks each. For discussion, the rows are numbered 1,2, and 3 starting with
the one closest to the SYM-1 , and the blocks will be lettered A and B from the
edge of the board. This number system corresponds to the assembly drawings
showing the bottom view of the interface board. Due to availability of parts,
a mixture of 8, 10, 4 12 pole, terminal blocks were used. Therefore the
actual configuration may be sightly different from that described here.
The first row contains power supply connectors and digital inputs to the
SYM-1. Terminals 1A1 to 1A10 contain the power supply connections in the fol-
lowing order starting at 1A1:
AJ3ND, -15, -15, A_GND, +15, +15, D_GND, +5, +5, D_GND
A_GND is the analog ground and D_GND is the digital ground. Although these
grounds are connected, they should be used separately to prevent ground loops
and digital noise on the analog ground. The analog ground has been connected
to pole 1A1 on this row to reduce the digital noise on the analog power supply
lines
.
The next two poles, either 1A11 & 1A12 or 1B1 & 1B2, are pulse counting
inputs. The pulse counting inputs will measure either event counts or a fre-
quency input up to 60kHz. At the higher frequencies some time periods may be
discarded due to overrun during cassette saves. The pulse inputs are digital
signals from to 5 volts. This signal should be a clean signal with no noise
as very fast noise due to contact bounce will be detected. For example, a
simple switch may give as many as 30 counts on one switch closure. Signals
may need filtered and/or buffered to eliminate noise for pul3e inputs.
The last 8 poles, numbered 1B1 to 1B8 or 1B3 to 1B10, are digital inputs
to the SYM-1
.
The digital channels are single bit channels sampled as either
on or off. The channels are sampled at the sample time interval (normally
once a second) and each of the counter registers contain the sum of the number
of times the channel is on. This supplies data for slow devices such as a fan
on percentage of on time.
Row 2 contains 16 analog inputs to the multiplexors. The input connec-
tors are organized as follows:
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P0LE:2A1 2A2 2A3 2A4 2A5 2A6 2A7 2A8 2B1 2B2 2B3 2B4 2B5 2B6 2B7 2B8
DIFF: OH, OL, 1H, 1L, 2H, 2L, 3H, 3L, 4H, 4L, 5H, 5L, 6H, 6L, 7H, 7L
SING: 00, 08, 01, 09, 02, 10, 03, 11, 04, 12, 05, 13, 06, 14, 07, 15
Any terminal poles numbered 9 through 12 are connected to the signal ground
used for single ended inputs. Using A_GND or D_GND for the signal ground will
result in a bias voltage of several millivolts if used as the signal ground.
Although this bias exists it may be desirable if current sensors are used
along with low voltage inputs, and the currents produce significant voltage
drops.
An AD590 integrated circuit temperature sensor is on the board near the
analog input connectors. This temperature sensor measures absolute tempera-
ture without a compensating Junction and can be used as a reference tempera-
ture for thermocouples. The output of the on-board temperature sensor is a
wire wrap pin near pole 2B7. This may be wire wrapped to any channel desired,
with the low side tied to signal ground for differential mode.
Due to offset voltages in amplifiers, there exists a voltage offset of
+/-2 millivolts imposed on the inputs that cannot be nulled. For low level
inputs this is significant and should be compensated for by tying an input
channel to the signal ground. The reading on this channel will be the offset
voltage, which can then be subtracted from all channels during data process-
ing.
Row 3, if installed, is identical to row 2 except for differential chan-
nels 8 through 15 and single ended channels 16 through 31.
1.1.2 Calibrating ihs analog to digital converter and amplifier .
1. The amplifier is calibrated first using a digital volt meter. It may be
desireable to add a wire wrap pin connected to the amplifier output for
easy access to this signal. Before beginning the calibration adjust the
pots on header3 to center positions, and set the SPOT switch on the clock
board to the up position.
Set the SYM-1 to a fixed gain of 1 by entering a $80 in memory loca-
tion $40; and disabling interrupts by entering $7F at $A00E. Do this by
entering *CR' NMEM' 4 *CR* 8 *CR' "MEM' A E *CR' 7 F X CR' "GO'
'CR'. If there are problems consult the SYM-1 refrence manual on the
memory command. Set the SYM-1 to display channel and then proceed with
the amplifier calibration.
With the input to channel tied to signal ground, adjust pot 1 (pot
on pin 1 and 2 of header3) until the output of the amplifier reads as
close to zero as possible. This should be done using a volt meter since
the A/D has not been calibrated yet.
Reset the SYM-1 so that maximum gain is selected by entering $8A
into location $40 as above. Adjust pot 2 (pot on pin 3 and 4 of header
3) until the output of the amplifier reads as close to zero as possible.
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2. Calibration of the analog to digital converter should proceed after the
amplifier is calibrated. The SYM-1 should be set for a gain of zero by-
entering $80 in location $40.
Zero adjustment is made first with the input left at zero as above
sampling analog channel zero. Adjust pot 3 (pot on pin 5 and 6 of
header3) until the SIM-1 reads on the display.
Adjust the gain by putting a known voltage to the input channel (The
5 volt power supply is usually below 5 volts at the interface board and
works well). Knowing the SYM-1 reading and the actual reading from a
volt meter adjust out twice the voltage difference. EX: The STM-1 reads
4.7V and the voltmeter reads 4.75V. Adjust pot 4 so the sym reads 4.8V
(4.7 + 2»(4.75-4.70)). The actual overadjustment should be ((5 + volt
reading)/5). Go back and readjust the zero point as it will be off after
this adjustment. The zero and 5 volt readings should converge on the
proper values within about two adjustments.
3. An alternate adjustment is available if a voltage source or differential
inputs are available. This adjustment is a replaoment for the adjust-
ments of pots 3 4 4 above.
Instead of using zero volt3 in 3 above use -4.998V (-4.5 to -4.99
will also work ok). Adjust pot 3 until the STM-1 reads the negative vol-
tage.
Now apply +4. 998V (4.5 to 4.99) to input 0. Adjust the gain pot (4)
to read the applyed voltage. This calibration is similar to the calibra-
tion given in the SDM856 data sheet.
1.2 SOFTWARE
The data logging program is set to auto start on reset or power up. This
makes the logger able to deal with power outages reasonably. Any time power
is applied or reset is pressed the logger restarts data logging. All memory
is initialized unless the check variables are identical to the expected
values, assuming memory has not been changed. After the initialization the
program starts operation as if nothing happened. The data in memory that
hasn't been saved (up to 3 hours max) will be lost during a power outage. No
data on the tape can be lost.
1.2.1 Switches Switches have been included to give some configuration infor-
mation to the data logger when it is powered up. The settings determine the
number of analog channels and sample timing.
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Switch useage
switch Use
1 Not Used (leave off)










OFF OFF 8 (0- 7)
OFF ON 16 (0-15)
ON OFF 21 (0-23)
ON ON 32 (0-31)
The digital channels are selected by switch 4. When switch 4 is on, 8 digital
channels are selected and will be sampled at the sample time interval. When
switch 4 is off, no digital channels will be recorded or sampled.
Pulse channels are selected by switch 5. Two pulse counting channels are
available and are sampled when switch 5 in on. When switch 5 is off, no pulse
channels are sampled.
The sample times are determined by switches 6, 7, 4 8. These switches
determine the sample time interval, and data averaging time interval. Sample
and average times are as follows:
Time Interval Selection Switches
;Switches Time :Interval
8 7 6 sample average
OFF OFF OFF 1 SEC 1 SEC
OFF OFF ON 1 SEC 3.75 SEC
OFF ON OFF 1 SEC 15 SEC
OFF ON ON 1 SEC 1 MIN
ON OFF OFF 1 SEC 3.75 MIN
ON OFF ON 1 SEC 15 SEC
ON ON OFF 1 SEC
3.75 MIN
1 HR
p ON ON 3 HR
These values are not exact but are
rounded up to the next integer.
Internal representation of the time intervals is a single byte number from
to 12. This number is approximately the log base 2 of the time interval.
This internal number appears in two places: the operating display and the data
printouts from the reader. Time interval numbers and actual time intervals
are as follows:
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Internal Time Interval Representation
Internal number Actual time
Hexadecimal Decimal interval
1 SEC
1 1 1.875 SEC
2 2 3.75 SEC
3 3 7.5 SEC
t 4 15 SEC
5 5 30 SEC
6 6 1 MIN
r 7 1.875 MIN
8 8 3.75 MIN
9 9 7.5 MIN
A 10 15 MIN
B 11 30 MIN
C 12 1 HOUR
D 13 1.5 HOUR
E 14 3 HODR
The time intervals that have fractional parts are not constant time Intervals
but are rounded up to the nearest integer. For example, the 3.75 second
interval should trigger at 0, 3-75, 7.5, 11.25, 15, 18.75, etc. second marks.
Actual triggering times are at 1, 4, 8, 12, 15, 19, etc. second marks respec-
tively.
The save time interval is oalcuated using the following constraints:
1
.
All memory available is allocated and the maximum number of samples that
can be held is oalcuated. From this the longest save time interval is
calcuated to save all data twice.
2. The maximum time interval is set as the maximum of 1 hour and the average
time interval.
3. The save time interval is then set as the minimum of the intervals from 1
and 2 above.
4. The memory saved on tape at the sae interval is adjusted so that each
data sample is saved no more than four times. This reduces tape useage
when long average intervals are selected.
1.2.2 SYM-1 Operating Display The display during data logging operations is
used to show current channels of the inputs to the data logger. The display
normally cycles every 2 seconds and displays the next channel, wrapping around
to the first channel when the last channel is reached. Channels to be
displayed are divided into sections with related channels. Sections are num-
bered from and the channels within the sections are also numbered from
with one exception.
Several methods are provided to change the display to allow more flexible
use of the data logger in use and troubleshooting. The data logging process
proceeds independently of the display program, and is unaltered by the
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manipulating of tbe display. There are six general control keys that manipu-
late the display. The "GO 1 key will cause the display to cycle in the normal
default method. The "REG' key will cause the display to cycle only on the
current section instead of all sections. The "MEM* key will stop the display
entirely and redisplay the current value every .5 seconds. This also occures
as the result of any other key except the "GO 1 and "REG' keys. The "->' key
will advance to the next channel in the current section. The "<-' key will
backup the display one channel in the current section. The "CR* causes the
display program to jump to the SIM-1 monitor. This is not for general use but
can be useful in debugging and checking out the interface boards. To resume
the display program from the monitor, press "GO' "CR' or "RST'. "RST' should
only be used as a last resort as some data may be lost by using "RST 1 . If
that doesn't work then power off-on cycling is the last resort.
The general format to select a display channel randomly is to enter:
^section number' "-' "channel number' "CR'. The format can be shortened to
"channel number' "CR' if the desired section is the current one.
Display Sections .
- Section contains the clock channels. Channel is the date in
"MM.DD.IY", 1 is the time in "HH.MM.SS". Channels 2 thru 9 are unde-
fined as this is the only section where the channels are not selected
consecutively. To set the date, select channel 10 of the clock section
manually. The SYM will respond with date?". To set the date enter
"month* "-' "day* "-' "year*. Then, while holding down the black but-
ton on the clock board, press 'CR' for the new time to take effect.
The time is set similarly by selecting channel 11. The SIM will
respond with time?" and the time is entered as "hour (24-hour for-
mat)' "-' "minute*. Seconds are automatically set to zero when "CR* is
pressed.
Section 1 displays the analog channels currently being sampled. The
display is either fixed or floating point representation depending on
the value of the number. Fixed notation has a 4 digit mantissa with 1
decimal point and scientific notation has a decimal point, 3 mantissa
digits, a decimal point, 1 base 10 exponent digit, and the sign bit of
the exponent. The first two digits represent the channel number, while
the remaining 4 digits display the numeric value of the data in mil-
livolts. In fixed notation the decimal is placed in the correct place
in the number with the sign bit being the point between the two channel
number digits. In scientific notation the decimal point preceding the
mantissa and the point preceding the exponent are displayed. Sign bit
of the mantissa is the same as in fixed notation, while the sign of the
exponent i3 the last decimal point.
EX:
112 4 1. is 1241.0 millivolts on channel 1
0.1 1 2 4.1 is -124.1 millivolts on channel 1
4.1 2 4 1 is .1241 millivolts on channel 4
4.1 2 4.1 is .124e+1 millivolts on channel 4
4.1 2 4.1. is .124E-1 millivolts on channel 4
0.4.1 2 4.1. is -.124E-1 millivolts on channel 4
1 -
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2 - Section 2 displays the digital channels if they are selected, and will
skip to section 3 if not selected. The display is the channel number
(do to d7) followed by an on or off Indication of the channel.
3 - Section 3 displays the pulse channels if they are selected, and will
skip to section 4 if not selected. The display consists of 4 channels
indicated by PO to P3 in the first two digits. The number is then
displayed as total counts in the format described in the section on
analog data. PO and P1 are the current second count on the pulse chan-
nels, and P2 and P3 are the current minute count on the respective
channels. This gives both a second count for high frequency pulses and
a minute count for low frequency pulses. The P2 and P3 values are
modulo 65536 so errors will result on these two values if the signal is
greater than 1000kHz.
4 - Section 4 is a null section and causes the section number to be reset
to zero.
5 - Section 5 displays some general configuration data. This section is
not normally displayed and must be selected manually. The first two
digits represent the channel number and the last 4 digits represent the
value. No decimal points are on and all numbers except as noted are in
decimal in this section. The channels are as follows:
0. This is the logger id t burnt into rom. This is a unique number
on each logger and is stored in the data to provide an automatic
method for data identification.
1
.
This is the number of analog channels being sampled and
corresponds to the switch settings.
2. This is the number of digital channels being sampled and
corresponds to the switch settings.
3. This is the number of pulse channels being sampled and corresponds
to the switch settings.
4. This is the number of records that are actually being saved on
tape. Data is maintained in all of the memory even though only
part of it is saved on tape.
5. This is the number of bytes that are used to store a record of
data. Each time data is saved on tape, this is the number of
bytes that is recorded.
6. This is the last location of memory that is being stored on tape.
Storing begins at hexldecimal location 200.
7. This is the end of consecutive memory in hexldecimal. Data is
stored in all memory up to this location, but not all of it is
saved. On power up the STM-1 saves all consecutive memory start-
ing at $200 that is Installed.
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8. This display shows the sample, average, and save time intervals
being used. These are coded hexadecimal numbers representing the
switch settings and are described above.
9. The center two digits are the a/d error count and should be zero
except when the a/d board is unplugged. The last two digits are
the current tape label which is derived from the time as follows:
Label = ((day of month) • 8) + ((hour of day) / 3)
This display is in hexadecimal notation.
1.2.3 Data Storage Format The data is stored in a record format with a
header at the beginning. The header is the fir3t 8 bytes and consists of the
following information, one binary byte each.
LOGGERID, SWITCHES, #ANALOG CHANNELS, #DIGITAL CHANNELS,
#PULSE CHANNELS, SAMPLE INTERVAL, AVERAGE INTERVAL, SAVE INTERVAL
The data records continue in the following format:
1. The record header occurs first and contains the time and count. The time
is 6 BCD bytes in the following order: Tear, Month, Day, Hour, Minute,
Second. The next 2 bytes is a binary integer containing the number of
samples averaged in this record.
2. The next series of bytes are the analog readings. The tape stores sums of
samples of pure analog to digital conversions. Conversions result in a
value from +/- 1.00 and therefore need multiplied by 5 volts to give
volts. The number of samples summed is the count in the record header.
Therefore each number needs multiplied by 5 and divided by the count to
give average volts. This is done automaticly by the reader unless the
average flag is set on the reader.
The analog data contains the number of channels as given in analog
channels in the file header. Each channel consists of 4 bytes which is a
floating point number converted by the reader to ascii decimal numbers.
3. The next series of bytes contain the digital channels. Each channel is a
2 byte integer containing the number of times the channel was on out of
the number of counts in the total number of samples given in the record
header
.
4. The next series of bytes is the pulse data. The first 2 bytes is the
number of seconds the pulse data was taken over. This may vary from the
number of counts in the record header. The pulse readings follow with a
4 byte long integer each.
The next record follows immediately after the first. All data is pushed up in
memory to make room for the next data item keeping the most current data at
the beginning of the memory.
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2. DATA CASSETTE TAPE READEH
The reader is programmed to be a general reader that can transmit data to any
device using HS232C data transfer. The data is converted to ascii character
data before transmission so it is reasonable to use a printer to get a prin-
tout of the data directly. The options that can be programmed are as follows:
1. Delay between the transmission of characters. This is a binary number
which represents a multiple of 4 milliseconds to delay between character
transmission.
2. Delay between the transmission of each line. Also a multiple of 4 mil-
liseconds to delay after a "CR" Is sent.
3. Prompt waiting. If this byte is nonzero, this is a prompt character the
SYM-1 will wait for before sending the next line. Any Line delay is
inserted after the prompt character is received.
4. Linefeed and all data flag. If bit 7 is set ($80), a linefeed character
will be sent after a "CR". If bit 6 is set ($40), then all file data
will be sent and not just the nonrepeated data.
5. Sync and average flag. If bit 7 is set ($80), the STM-1 will await a
character before proceeding with the transmission of the file. This will
allow a microcomputer to 3ave the last file before the next one is sent.
In this mode the STM-1 reads a file and then sends a "CR" at 1-second
intervals. When a character is received, the SIM delays .5 seconds and
then sends the file with any other protocall discussed above. The
receiving microcomputer should await the reception of a "CR" and then
send a character to the SYH-1 indicating that it is ready to receive
data. If bit 6 is set ($40), then the analog data will not be averaged
before it is printed. Averaging multiplies by 5 and divides by the count
to give the output average in volts.
6. Baud rate. The baud rate may be set to any value that the SYM-1 is capa-
ble of (110 to 4800). This is a coded number that can be found in the
STM REFRENCE MANUAL Page 4-23.
2.1 DSIHG THE READER
2.1.1 Program execution
DO (DO is the shifted character on the key. Press <shift> <0>). This com-
mand starts the reader program in the data logger format mode.
01 This entry to the program does a hexadecimal dump of data on the tape.
The data is in lines of 16 hex numbers exactly as on tape without any
predefined format of the data.
D2 This entry is an end of data send. It may be used from the reader as a
signal that the tape ha3 ended. The output from this command is simply:
EOT
END
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2.1.2 Table selection . The above commands can be entered with or without a
table number to define the parameters to be used. Without a table number
entered (DO <cr>), the reader will prompt for a table number with 'table' on
the L.E.D. To enter a table number with the command enter "U0 n <cr>".
The tables entered are as follows:
This is the user entered values located at $100 in memory. This is for
custom parameters and are to be entered as 6 bytes described above at
$100. Once entered, "tJx 0" will use these values for setup.
1 Values are: chardel=0, linedel=0, prompt=$11, linefeed=0, sync=0,
baud=$01 (4800 baud). These are values used for the UNIX system and will
also work for IBM/370 CMS.
2 Values are: chardel=6, linedel=5, prompt=0, linefeed=0, sync=$80,
baud=$01 (4800 baud). These values will work for a small applesoft pro-
gram on the apple.
3 These values are the same as 2 except with linedel=$10. This is for
applesoft programs that need longer delays between lines.
4 These values are the same as 2 except with linedel=$38. This is for
applesoft programs that need even longer delays between lines.
5 Values are: chardel=16, llnedel=16, prompt=0, linefeed=0, sync=$80,
bard=$01 (4800 baud). These values will work on the Radio Shack TRS-80.
There is room for 5 additional tables in the eprom that can be custom pro-
grammed. They are currently the same as table 0.
49




A/D Board I/O connections
Schniatics
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SPECIFICATIONS AND FEATURES
Analog Input Channels
- 16 single-ended or 8 true differential inputs expandable to 32 single-
ended or 16 true differential by adding two additional multiplexers and
connectors.
- 12-bit resolution
- Autoranging Programmable gain amplifier providing 11 gain levels from 1
to 1024 (Powers of 2).
- Input Voltage range ±5V for gains 1, ±5mV for gain=1024.
- Each channel sampled once per second. Channel conversion time is 275
microsecond
- Sample averaging time interval switch selectable from 1 second to 3
hours
.
- Accuracy .075$ FSR, Temperature range to 70°C.
Digital Inputs
- 8 digital input channels
- each input channel is sampled every second and summed into a counter
Pulse Inputs
- 2 pulse/event counting channels
- up to 65K Hz input frequency
- responds to 1M Hz burst
- Inputs must be debounced to be useable on switches
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Parts list for Data Aquizition System 3
Quanity Item Cost Vender
mEML.
1 Case 55 Jensen Tools
1 SYM-1 210 AB Computers
1 Power Supply HTAA-16W 50 Power-one Inc.
1 Cassette Recorder CTR-80A
SYM-1 EXPANSION
50 Radio Shack
2 2114 Ram Chips 12 AB Computers
1 6522 VIA 6 AB Computers
2 2716 Eproms 18 AB Computers
2 Miniature Plugs 3 Radio Shack or Newerk




1 Battery holder for 2 AA cells 3 Newerk
2 AA Batteries
.5 Newerk
1 NC momentary SP switch 1 Newerk
1 on - on SPDT switch 2 Newerk
1 MSM5832RS Clock Chip 7.5 Concord Computer
1 CX-1V-32.768 kHz Crystal 2.5 Concord or Staltek
1 MC14011B Quad NAND 1 Newerk
1 MC14047BE Timer 1 Newerk
2 .1 uF Capicator (cer)
.8 Newerk
2 4.7 uF Capioators (tant) 1 Newerk
2 15 pF Capicator (cer)
.8 Newerk





2 16 pin headers 1 LC0MP
2 16 pin sockets 1.5 LCOMP
2 14 pin sockets 1.5 LC0MP
1 18 pin socket 1 LCOMP
1 44 pin WW edge connector 6 Newerk




1 SDM856JG data aquiz sys 175 Burr Brown (Midteo)
1 3606AG PGIA 95 Burr Brown (Midtec)
1 MC14028 1.2 Newerk
1 MC14049 1.2 Newerk
1 MC14174 1.2 Newerk
1 8 spst DIP switchs 4 Newerk
3 .01 uF Capicator (cer) 1.5 Newerk
3 1 uF Capicator (tant) 2 Newerk
1 1M Resistor
.2 Newerk
1 3900 pF Capicator (cer)
.5 Newerk
1 100K potentiometer 1 Newerk
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1 10K potentiometer 1 Newerk
1 100 Ohm potentiometer 1 Newerk
1 50 Ohm potentiometer 1 Newerk
4 16 pin headers 2 LCOMP
6 16 pin sockets 4.4 LCOMP
6 25 pin socket strips 8.4 LCOMP
1 8.5" X 4.5" PC Board 2.5 Newerk
6 .75" Pexiglas, vood, or Spacers
4 8 connector Terminal Blocks
TEMPERATURE SENSOR REFRENCE
12 Newerk
TL062 dual op amp 1.2 Newerk
8 pin socket
.7 LCOMP
16 pin Socket .7 LCOMP
1K Potentiometer 1.2 Newerk
5K Potentiometer 1.2 Newerk
47. 5K Precision Resistor .2 Newerk
2 8.66K Precision Resistor
1& CHANNEL EXPANSION
.2 Newerk
2 MPC8S 8 Channel Mux 30 Burr Brown (Midtec)
2 16 pin sockets 1.4 LCOMP
2 8 connector terminal blocks
MISC
6 Newerk
8" 4 Strand wire for PS
15" 6 Strand wire for Cassette
WW wire
Mounting board for Sym and Cassette
1 Input Wire Clamp
52
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MODIFICATIONS ON SIM 1 BOARD
1
.
RJSSEC jIBMEEB.: This Jumper is to allow reset of the sym 1 via an external
clock circuit. The solder connection between pin 3 and pin 4 of "U3"
must be cut. These are inputs to a 74LS27 NOR gate. A wire is to sol-
dered to pin 3 of this chip and ran to point "41" of sym 1 board. This
point is internally tied to "K" of the edge connector "A".
2. 15. 2QLX 22XE& JUMEEB. This jumper supplies +15 volts to the clock circuit.
Solder in a wire wrap post to pin 3 of connector "K", and another post to
point n 23 n of sym 1 board ( N of edge connector A). Wire wrap these two
posts together.
3. DEBUG OFF .TIIMPER This Jumper disables the debug function of the sym 1.
Solder in wire wrap posts at pin 5 of connector "K" (ground) and to point
"25" (input to NAND gate 08 pin 4).
4. SESKL JffiCJflR. These connectors allow sym 1 to be initialized and controled
by user's EPROM upon power up. Point "19" is wire wrapped to point "N" .
Point "20" is wire wrapped to point "P" . The wire wrap posts must be
inserted and soldered.
5. INTEROPT CONNECTOR JUMPER This jumper allows an interupt to be sent in
from clock circuit via a data line. A wire is to be soldered from pin 7




TRANSISTOR £UJ£F_Efi. BYPASS The output buffer transistors on PB4-PB7 must be
bypassed if they are to be used as input ports. The transistors can be
easily by-passed if a wired connections are made form points "B4" to
"R9"; "B5" to "RIO"; "B6" to "R11"; and "B7" to "R12".
7. CDT WPM JDMPER A the small wire jumper between points "45" and "MM" must
be cut.
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Analog Input Connections









01 73 SE1 1/DIFF3L
01 7 SE1(/DIFF4H






01 77 SE1 5/DIFF7L
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APPENDIX C. Data Logger Program Listings
Data Logger Source Listing
Data Logger Floating Point Routines
Cassette Tape Reader Source Listing










































SYM-1 DATA LOGGER 3-0 EXCEPT FP ROUTINES
APRIL 1981





REMOVED AVERAGING OF ANALOG INFORMATION TO BE DONE
IN THE READER PROGRAM. RESTRUCTURING. ETC.
VERSION 3.2
OCTOBER 21,1981
CORRECTED CURVAL CALC ERROR
CHANGED TO 1 HR SAVE DEFAULT
CORRECTED ANALOG PROBLEM WITH ZERO
SPLIT DISVEL FOR FIXED AND CYCLING





.PR "ASSEMBLY OF LOGGING ROUTINES"
.PR "PUT FPDISK IN DRIVE 2"
.PR "FIRST EPROM IS STORED AT $800"


































































































































































































































LDA »l 1 .B+1
STA • 1 1 .A+1
.ME
.MD (.. .A .. B)
CLC
LDA #.. •B
ADC • #- .A



















0004- 0009 DATAEND .DS 2













OOOD- 0019 PLCHAN .DS 1
OOOE- 0020 SMPTIME .DS 1
OOOF- 0021 AVGTIME .DS 1





0013- 0025 DGADDR .DS 2









001C- 0031 DISCNT .DS 2
































002D- 0047 PLLSTSEC .DS 1
0048 PLINCSEC .DS 1002E-
002F- 0049 PLSEC • DS 4
0033- 0050 PLMIN .DS 4
















.DS 64 ;(# OF CHANNELS)
IZPVARS.B"
0045 .BA $B8




0003 ; VARIABLES FOR MATH ROUTINES
00B8-
UUU4
0005 FMPNT .DS 2





OOBE- 0009 SIGNS .DS 1
OOBF- 0010 FPLSWE .DS 1
63

















































































































































































;MAIM: CALLS INIT, SETS UP THE ADC, SETS THE
; INTERRUPT VECTOR, STARTS INTERRUPTS, AND CALLS












; INITIAL DATA IF NECESSARY
; INITIALIZE ADC
; STORE INTERUPT VECTOR
;N0 RETURN FROM THIS SUBRO
;THIS ROUTINE SERVICES THE CLOCK INTERRUPTS.
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C01A- 8A 0025 TXA








C01E- AD 00 AO 0030 LDA VIA1
C021- 09 20 0031 ORA #$20
C023- 8D
C026- AD




C029- 09 20 ORA #$20
C02B- 8D 02 AO 0035 STA VIA1+2
C02E- A9 00 0036 LDA #0




C033- 20 8B CO JSR EVERYSEC
0040
C036- A2 03 0041 LDX #3









C03D- EO 00 0045 CPX #0






23 C9 0049 LDY L0GTAB2.X




C049- D9 14 C9 0053
0054
CMP LOGSM.Y
C04C- 90 05 BCC SLOGBB
C04E- F9 14 C9 0055 SBC LOGSM.Y

















C059- A6 21 LDX «CURVAL
0065








C061- C5 OE 0070 CMP •SMPTIME
C063- 90 18 0071 BCC ENDINT
C065- 20
C068- A5




C06A- C5 OF CMP »AVGTIME
C06C- 90 OF 0075 BCC ENDINT
C06E- 20 AC CO 0076 JSR AVERAGE
C071- A5 21 0077
0078
LDA «CURVAL



























C089- 68 0091 PLA
C08A- 40 0092 RTI
65
;SET BIT TO INDICATE DJTR
;SET AS OUTPUT
;DEFETE NACCESS & ACCESS
;READCL0CK AND OTHERS




;TRY NEXT TIME BYTE
;TMP
; POSSIBLE LOGS RETURNED
;L0AD SAVED X
;LOG OF TIME
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[INIT STOREAGE (IN ORDER)
j •DATAEND 2
0005 i •DATASTART 2
0006 •MOVETO 2
0007
0008 [INTERFACE ROUTINES CALLED FROM THE INTERRUPT




[TIME SHOULD BE HERE.
EVERYSEC
C08B- 20 29 C5 0013
0014


























C09F- B1 06 LDA (DATASTART) ,Y
C0A1- 69 00 0025
0026
ADC #$00
C0A3- 91 06 STA (DATASTART) ,Y























COBO- 20 73 C1 0037
0038





C0B7- 20 BE CO 0041 JSR MOVEDATA








[DATA IS KEPT AT THE BEGINNING
UOVEDATA
COBE- 38 0049 SEC
COBF- A5 02 0050 LDA »MEMEND [SET POINTERS TO ENDC0C1- 85 BA 0051 STA *TOPNT
C0C3- E5 29
C0C5- 85 B8




C0C7- A5 03 LDA «MEMEND+1
C0C9- 85 BB 0055
0056
STA »T0PNT+1
COCB- E5 2A SBC »LENGTH+1









[SUB REMAINDER OF A PAGE









C0D7- BO 02 BCS =+3







CODE- E5 B8 SBC »FMPNT
COEO- 85 BA 0069 STA *TOPNT
C0E2- BO 02 0070 BCS =+3
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C0E4- C6 BB 0071 DEC •T0PNT+1
C0E6- A5 06 0072 LDA •DATASTART
C0E8- 85 B8 0073
0074
STA •FMPNT ; FINISHED WITH POINTEI







COEE- B1 B8 LDA (FMPNT) ,Y
TOPNT),Y
[TRANSFER A PAGE
COFO- 91 BA 0079
0080
STA
C0F2- CO 00 CPY #0
C0F4- DO F7 0081 BNE gMOVEDATA-1
COF6- C6 B9 0082 DEC •FMPNT+1 ;NEXT PAGE
COF8- C6 BB 0083
0084
DEC •TOPNT+1
COFA- A5 B9 LDA •FMPNT+1
COFC- C5 07 0085 CMP •DATASTART+1 ;END OF TRANSFER




0089 [CLEAR THE : data ik;;/ :;j mv..' THE DATA IS SUMMED
0090
0091 CLRDATA
C101- 18 0092 CLC
C102- A9 08 0093
0094
LDA #HEADER ;START OF BUFFER
C104- 65 06 ADC •DATASTART
C106- 85 BA 0095 STA •TOPNT
C108- A9 00 0096 LDA *0






C10E- 2A 0099 LDY •LENGTH*
1
C110- 84 B8 0100 STY •FMPNT ;USE AS TMP CNTR
C112- C6 B8 0101 DEC •FMPNT
C114-
!2




C118- 20 00 CC JSR CLRMEM ; CLEAR 256 BYTES
C11B- E6 BB 0105 INC •TOPNT+1 ;NEXT PAGE OF MEM
C11D- 4C 12 CI 0106 JMP =-11
C120- A6 29 0107
0108
LDX •LENGTH
C122- FO 03 BEQ =+4
C124- 4C 00 CC 0109
0110
JMP CLRMEM
0111 ;THIS ROUTINE SAV : ON CASSETTE
0112 ;IN HS FORMAT.
0113
0114 STORE
C127- 20 45 C1 0115 JSR CALCLABEL
C12A- A5 28 0116 LDA •LABEL
C12C- 8D 4E A6 0117
0118
STA PARN+4
C12F- A2 °3 LDX #3
C131- B5 04 0119 LDA •DATAEND.X
C133- 9D 4A A6 0120 STA PARN.X
C136- CA 0121 DEX
C137- 10 F8 0122 BPL =-7
C139-
A 9 01 01230124
LDA #1
C13B- 8D 30 A6 STA TAPDEL [SHORTEN LEADER TO 'I. 5 SEC




20 EA 87 0127
0128







C115- A5 24 0132 LDA •DAY+2 ;DAY OF MONTH





20 70 C4 JSR
OA 0135 ASL A




C14F- 85 28 STA •LABEL
C151- A5 25 0139
0140
LDA •DAY+3 [HOUR OF DAY
C153- 29 3F AND «3F
BINARYC155-
C158-
20 70 C4 0141 JSR
A2 FF 0142 LDX #$FF
































































































; DIVIDE BY 3
;END OF HEADER DATA
;L00P FOR ALL HEADER




















C1A1- 20 B8 C1
C1A4- 20 E8 C1
C1A7- 20 15 C2
C1AA- 20 36 C2
C1AD- 20 63 C2
C1B0- 20 7E C2





































; INITIAL ROUTINE INITIALIZES DATA IF LOCATIONS




























; INVERT FOR NICENESS
;ARE SWITCHES SAME
;IS INIT STILL INTACT?
; VERIFY SHOULD BE 5A 4 A5
; VERIFY HASN'T CHANGED













































































































































































;ZEROMEH: ZERO ZP & DATA MEMORY, INITIALIZE



























;SET ZERO PAGE MEMORY TO Z
;# OF BYTES IN ZERO PAGE T
; TRANSFER INITIAL VALUES
;SET MEMEND ON LAST BYTE
;CLR MEM
; MEMORY EXISTANT
[POINT TO NEXT BYTE
; BACKUP ONE BYTE
PLA
RTS
SAVE AND DECODE SWITCHES



















































































































































































































































;8 BYTES FOR CLOCK AND COU
;MULT BY 2
; SHIFT IN CARRY
;MAKE SPACE FOR CLOCK
;ADD 2 FOR CLOCK
;MULT BY 2


























FIND LENGTH OF MEMORY AND CALCUATE
DATA END AND MOVE ADDRESSES
;CALC ADADDR
































;0 IF MAX < AVG
;LOG OF #HEC PER SAVE
;HEP FACTOR OF 4
; ALWAYS
































































































































































;ADD LENGTH TO DATAEND



















































;SAVE AT LEAST TWICE
; ALWAYS
;SAVE AT LEAST EVERY 3 HOU
;MINIMUN SAVE TIME












[DISPLAY ROUTINE. THIS ROUTINE
;WILL DISPLAY ONE VALUE OR CYCLE
; THROUGH ALL VALUES ON DEMAND.
; INDIVIDUAL ROUTINES ARE CALLED FROM
;JUMPTABLE TO PUT THE DIFFERENT
; PARAMETERS INTO THE DISPLAY BUFFER











































C303- 4C CF C2




C30F- 4C CF C2






































































































; START AT ZERO IF AT END
i VALID IF CARRY CLEAR
; INVALID ON CHAN 07
;INC NOMATER WHAT CYCLE
i INCREMENT TO NEXT #
;SAME ROUTINE IF NONZERO
J DISPLAY VALUES
;PUT VALUES IN DISPLAY BUF
, ;THIS ROUTINE SCANS DISPLAY WITH















































;KEY ROUTINE. CHECKS FOR VALID







; CYCLING DISPLAY VELOCITY
; CURRENTLY CYCLING
; STEADY DISPLAY VELOCITY
;SCAN DISPLAY
;IF KEY DEPRESSED, KEY
;ST0P CYCLING
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C33F- 20
C342- 20




C3115- DO 22 BNE SKEY2
C347- AC
C34A- FO
49 A6 0085 LDY PARNR
6F 0086 BEQ GOMON
C34C- AD 4A A6 0087
0088
LDA PAHN
C34F- 20 70 C4 JSR BINARY
S35?- §1 1D 0089 STA *DISCNT+1C354- 88 0090 DEY




4C A6 0093 LDA PARN+2
C35B- 20 70 C4 0094 JSR BINARY
C35E- OA 0095 ASL A







C365- 4A 0099 LSR A




C369- C9 3C 0103
0104
CMP #•<
C36B- DO 07 BNE fflC1
C36D- A6 1D 0105 LDX «DISCNT+1
C36F- FO 02 0106 BEQ =+3





C374- C9 3E 0110 CMP #•>
C376- DO




C37B- C9 4D 0115 CMP #'M




C38O- C9 52 0119 CMP #'R
C382- DO 05 0120 BNE gK4
C384- A9 40 0121 LDA f$40




C389- C9 1E 0125 CMP #$1E




C38E- 20 AC CO JSR AVERAGE
C391- 20 BO CO 0129 JSR SAVE






0134C399- C9 13 CMP #$13C39B- DO 09 0135 BNE 0K6
C39D- 78 0136 SEI
C39E- 20 AC CO 0137
0138
JSR AVERAGE




















C3AF- A2 11 0149 LDX #17
C3B1- 20 63 C4 0150 JSR LEDMESG
C3B4- A9 80 0151 LDA #$80
C3B6- 85 20 0152 STA «LCNT2





;GET NUMBER OF PARAMETERS
;IF NO PARAM THEN GOTO MON




;BACK OP ONE CHANNEL
; DON'T DEC IF ZERRO
J NEXT CHANNEL
;STOP CYCLING
; CYCLE ONLY ONE TYPE
;S2: SAVE DATA
;L2: AVERAGE A READING
; CYCLE ON EVERYTHING
;END OF MESSAGE





C3BB- A2 1D 0156 LDX #29












STA GOVECC3C6- 8D 59 A6 0163
0164C3C9- 68 PLA
C3CA- E9 00 0165 SBC #400
STA GOVEC+1C3CC- 8D 5A A6 0166











; BACKUP TO CALL
;SUB ANY BORROW




0003 ;THIS ROUTINE DISPLAYS SOME GENERAL VARIABLES USED





C3D2- A5 1D 0007
0008
LDA »DISCNT+1
C3D4- 20 FA 82 JSR OUTBYT
0009
C3D7- C9 00 0010 CMP #0
C3D9- DO 06 0011 BNE @G1
C3DB- AD FF C7





C3E1- C9 01 0015 CMP #1
C3E3- DO 05 0016 BNE @G2
C3E5- A5 OB 0017
0018
LDA »ADCHAN
C3E7- 4C 02 C4 JMP gGENBCD
0019 SG2
C3EA- C9 02 0020 CMP #2
C3EC- DO 05 0021 BNE SG3
C3EE- A5 OC 0022 LDA "DGCHAN
C3F0- 4C 02 C4 0023
0024 8G3
JMP gGENBCD
C3F3- C9 03 0025 CMP #3
BNE SG4C3F5- DO 05 0026
C3F7- A5 OD












0034C402- 20 80 C4 JSR BINDEC
0035 gGENOUT









C40A- C9 05 CMP #5C40C- DO 19 0041 BNE §G6
C40E- A5 29 0042 LDA "LENGTH





C416- 88 0046 DEY




C41A- 4C 05 C4
CLD
0049 JMP gGENOUT
C41D- 18 0050 CLC











;LOW BYTE OF 256














C43A- 4C 05 C4
C43D- C9 08
C43F- DO 14
C441- 20 42 83
C444- A5 OE














C459- 20 45 C1
C45C- A6 3C




C465- BD 26 C9




























































0091 JLEDMESG: DISPLAY A HEX CODED MESSAGE ON THE
0092 ;LED DISPLAY LOCATED AT OFFSET IN X AND RETURN.
0093







































0118 BCS =-8 ; ALWAYS
0120 ; CONVERT BINARY NUMBER IN A TO DECIMAL IN X AND A
0122 BINDEC
0123 SEC

























































































































C4BD- 20 FA 82
C4C0- A6 24
C4C2- A5 22
C4C4- 4C D7 C4



















































































































; RESET CNTR TO DATEDISP
; RESET CNTR TO TIMEDISP
;DISCNT OK
;SET THE TIME HOURS AND MINUTES AND
; RESET THE SECONDS TO ZERO



































































































































































































;SET 24 HOUR FORMAT
JMUTOTE
; SECONDS


















; SETIME AND SETDATE FALL THRU TO READCLOCK HERE
; SUBROUTINE TO READ TIME FROM CLOCK



















;SKIP DAY OF WK
;READ YY:MM:DD
; CLEAR 24 HR FLAG
; CLEAR LEAPYEAR FLAG
;READ 3 BYTES OF DATA FROM THE CLOCK
;AND PUT IT AT DAY.X TO DAY.X-2
;LEAVE X = X-3.
SREAD3
LDY #$03































































































































































































































;THIS ROUTINES DISABLES THE INTERRUPTS
;AND SETS THE OUTPUT LINES AS SET IN A

























; DELAY FOR HOLD SETUP



























; PRINT A MESSAGE ON DISPLAY & GET PARAMETERS
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C5D5- 20 63 C4
C5D8- 08
C5D9- 58
C5DA- 20 20 82
C5DD- A9 04
C5DF- 20 8D C5

























j DISPLAY MESSAGE ON LEDS
;SAVE FLAGS
; ENABLE INTER DURING ENTRY
;GET TIME DATA
;SET FOR READ










































C610- AD OC A8
C613- 29 FO
C615- 09 OD
C617- 8D OC A8
C61A- A9 OF
C61C- 8D 03 A8
C61F- AD 02 A8
C622- 09 3F











C633- 2C OD A8
C636- FO F4
C638- A2 10


























































;THIS SUBROUTINE STARTS A/D CONVERSION. IT ASSUMES
;THAT THE CHANNEL NUMBER WAS IN THE ACCUMULATOR



































;OUT CHAN* TO MUX & ETC
;CLR HIGH BITS






;SET CAI TO POS EDGE
;SET FOR LOW OUTPUT
;SET PA I/O
;SET PB I/O
;THIS ROUTINE INPUTS A/D DATA AND PUTS IT IN THE PROPER
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A2 08 LDX #$08
20 A4 C6 0059 JSR SINPNIB
C644- HA 0060 LSR A
C645- ha 0061 LSR A






05 C2 ORA •FPMSW
C64A- 85 C2 0065 STA •FPMSW
C64C- 85 3F 0066 STA •HEXAD+1
C64E- A2 00 0067
0068
LDX #$00
C650- 20 A4 C6 JSR 0INPNIB
C653- 85 C1 0069 STA •FPNSW
C655- 85 3E 0070 STA •HEXAD







C65B- FO 1B BEQ §ADOK
C65D-
18
19 0075 BMI eADOK
C65F- CO 0076 LDY •FPLSW
C661- CO FO 0077
0078
CPY #$F0
C663- FO 06 BEQ =+7
C665- AH BF 0079
0080
LDY •FPLSWE
C667- CO 00 CPY #$00
gADOKC669- DO OD 0081 BNE
C66B- D6 40 0082 DEC •GAIN.X
C66D- FO 02 0083
0084
BEQ
•GAIN.XC66F- D6 40 DEC
C671- 8A 0085 TXA






C678- 29 OF 0089 AND #$0F
#$FFC67A- «9 FF 0090 EOR









•FPLSWC682- 85 CO STA
C684- 85 BF 0095 STA •FPLSWE
C686- 20 71 CC 0096 JSR FPNORM
C689- A6 8 00970098 LDX •CHANNC68B- B5 LDA •GAIN.X
C68D-
If
14 0099 BMI 0SKIPGAIN
C68F- C2 0100 LDA •FPMSW
C691- FO OC 0101 BEQ 0SKIPGAIN-
C693- A5 C3 0102 LDA •FPACCE
C695- 49 FF 0103
0104
EOR #$FF
C697- 10 02 BPL =+3
C699- A9 00 0105 LDA #$00
#$OA+1C69B- C9 OB 0106 CMP





A9 OA LDA #$OA





0113 JINPDT A NIBBLE FROM THE
0114
0115 SINPNIB
C6A4- A9 38 0116 LDA
VIA2+0C6A6- 8D 00 A8 0117
0118
STA
C6A9- 8E 00 A8 STX VIA2+0
C6AC- AD 01 A8 0119 LDA VIA2+1
C6AF-
11
FO 0120 AND #$F0
C6B1- 0121 TAY
C6B2- EO 10 0122 CPX #$10





C6B6- 2 9 80 EORC6B8- 85 CO 0125 STA













;LOOK UP GAIN FOR CHAN*
jGAIN AT LOWEST LEVEL
;DONT CHANGE GAIN IF MINDS
; CHECK FOR OVERFLOW
; CHECK FOR UNDERFLOW
;OUT OF RANGE, REDUCE GAIN
;LDA WITH CHANNEL #
;CLR ANY HIGH BITS
;2'S COMPLEMENT
;PUT IN EXPONENT





;TEST FOR GAIN TOO LOW
;GAIN LIMIT
; UPPER GAIN LIMIT




;TMP LOCS FOR OVFL CHK
4































































J THIS ROUTINE POTS TOGETHER THE














; START A/D CONV
;PDT 5 IN FPOP




0030 ;SUM ADC CHANNELS INTO THE DATA AREA, DON'T DIVIDE
0040 ;BY 5. THAT IS DONE ONCE LATER IN AVERAGE.
0050
0060 SDMADC

































C70F- BO 03 0220
C711- 20 E7 C5 0230












; CHECK FOR CHANNELS












;GET NUMBER WITHOUT MULT B
;END OF CHANNELS
; START NEXT CONV WHILE PRO




















C727- A2 04 0270



























































;IS THERE ANOTHER CONV
; AVERAGE THE ADC DATA. ALSO MULTIPLY BY











































;CODNT TO DIVIDE BY
;ITS LESS THAN 32000
;15 BITS WITHOUT SIGN
; NORMALIZE CODNT TO FP
; SCALE NDMBER
;SAVE AVERAGE





















;THTS ROUTINE CALLS A/DV & FPOUT TO DISPLAY THE A/D
; CONVERSION ON THE CHANNEL IN «DISBUF+1
. THE VALUE








1D 09*0 LDA «DISCNT+1
OB 0950 CMP «ADCHAN













STA «F0PMSWC74B- 85 1010






C751- 85 STA *F0PLSW
C753- A9 OA 1050 LDA #40A
STA *FOPEXPC755- 85 CB 1060
C757- 20 26 CD 1070
1080
JSR FPMULT
C75A- A5 1D LDA «DISCNT+1
C75C- 20 80 C4 1090 JSR BINDEC
C75F- 20 FA 82 1100 JSR OUTBYT

























































































;DGREAD — READ DIGITAL CHANNELS & STORE IN DGBYTE




































;ADD CARRY FROM LOW BYTE
;ADD CARRY







































































































;DGDISP — DISPLAY DIGITAL










































; OUTPUT CHAN #
; OUTPUT "D"










C804- 20 BF C8
C807- 20 16 C8
C80A- DO 09
C80C- 20 70 C8
C80F- 20 97 C8

































; THESE ROUTINES ARE THE PULSE COUNTING PACKAGE
;F0R THE LOGGER
;PLSAVE — CONTROL PULSE SAVING IF THERE IS











;SKIP IF THERE IS NONE
;MARK TIME FOR PULSES
;READ PULSES
;BAD COUNT. DONT ADD
;SAVE FOR DISPLAY
;SAVE FOR DATA LOGGING
;SAVE CNTER TIME
; PLCHK — READS THE PULSE CHANNELS INTO MEMORY
;AND RESETS THE TIMERS TO DO PULSE COUNTING





; REGISTER OF VIA







































































;GET PULSE DATA & RESET
;SAVE ERROR STATUS















;GOPULSE ~ READ THE PULSE COUNTERS AND STORE
;THE VALUES IN PLSEC OFFSET BY PLTMP. IF THE
[COUNTER OVER RAN THE RANGE OR WAS NOT SETUP






























































































; TIMER INPUT ON PB6
;WAS T2 BIT SET
;0R INT FLG SET
;ONLY T2 BITS
;GET READINGS ON PULSE
; RESTART CNTERS
; READPL ~ HEAD PULSE COUNTER. IF COUNT HAS
; CHANGED FROM READING LOW BYTE TO HIGH BYTE


















;SAVE AS LAST READING
; BRANCH IN NOT





(PLSAVEDIS ~ SAVE PULSE COUNT FOR DISPLAY
,-SAVE THE SECOND COUNT, PREVIOUS MINUITE CNT,











;MOVE SUM TO MIN CNT
;ZEHO SUM










































































































0115 JPLSAVCNT ~ SAVE PDLSE CNT IN THE DATA SUMMING
0116 .-LOCATIONS. SAVE AS A 4BYTE INTEGER LOW BYTE FIRST
;T0 LDA

























































; FIRST 2 BYTES CLOCK CNT
;ADD CARRY TO 3RD BYTE
; CARRY FROM 3RD BYTE
;ADD CARRY TO HIGH BYTE
;2 CNTRS
;MRKSEC — CALCUATE ELASPED TIME IN SECONDS FOR
0145 ;THE PDLSE CNTRS. 60 SECONDS IS THE MAX ELASPED






























0162 ,-PLTIMESAV ~ ADD SECOND COUNT TO THE TIME
0163 ;COUNTER AT THE FIRST TWO BYTES OF PULSE DATA
0164 ;STOREAGE.
016"
; CYCLED OVER 1 MINUITE
;SAVE CURRENT SEC
















































































































;ADD CARRY TO HIGH BYTE
;FLDISP ~ CALLED FROM SHOW TO DISPLAY PULSE
;DATA ON THE DISPLAY. PO & P1 ARE SECOND COUNTS,
;P2 & P3 ARE MINUITE COUNTS RESPECT.






























; OUTPUT CHAN #
; OUTPUT "P"
; BEFORE CHANNEL #
;MULT BY 2
;LOW BYTE
;HIGH BYTE OF CNT
; STORE EXPONENT











































































.BY 1 2 4 8 $15 $30
.BY 1 2 3 6 $12
.BY 12 6
.BY LOGHR-L0GSM+5 5 5
; ADDRESS OF ID NUMBER
; MAXIMUM SAVE FREQUENCY (1
; MINIMUM SAVE FREQUENCY (1
.BY $00 $5E $77 $78 $79 $53 ;DATE7
.BY $00 $78 $06 $54 $79 $53 ;TIME?
.BY $79 $50 $50 $5C $50 $00 ; ERROR
.BY $00 $39 $76 $77 $54 $53 ;CHAN?
.BY $00 $6D $6E $86 $06 $80 ;SY1.1.
JMPTAB









































































.BY 1 4 5 6 8 9 10 12 13 14



























































































; 1 SEC : 1 SEC
; 1 SEC : 3.75 SEC
; 1 SEC :15 SEC
; 1 sec : 1 MIN
; 1 sec : 3-75 MIN
; 1 SEC :15 MIN
; 1 SEC : 1 HR












































































































































































































iSYM-1 DATA LOGGER 3.0 FP ROUTINES
;APRIL 1981








.PR "ASSEMBLY OF ONLY FP ROUTINES"
.PR "PUT FPDISK IN DRIVE 2"






















































































































































































































































































































































; CLEAR MEMORY. A.X.Y. CLEARS X BYTES










; CLEAR MEM LOC
;NOT ZERO, CONT CLH
;MOVE MEMORY. A,X,Y. MOVE X BYTES



























































































































; INCREMENT MEMORY. X,Y. INCREMENT A
;MULTI PREC NUMBER Y BYTES LONG AT X








;DECREMENT MEMORY. A.X.Y. DEC MULTI
;PREC NUMBER OF Y BYTES AT X.











; ROTATE LEFT. X.Y. ROTATE MULTI PREC
; NUMBER LEFT 1 BIT. X IS LOC OF LSB









; ROTATE OR ARITH SHIFT RIGHT. X,Y.
; ROTATE BYTE RIGHT 1 BIT. Y IS i OF
; BYTES, X IS PNTR TO MSBYTE
ROTATR













; SHIFT IN ZERO BIT
; SHIFT IN SIGN BIT
;SIGN BIT IN CARRY
; ROTATE THE BYTE
;COMPLEMENT MEMORY (1 OR 2). A.X.Y.
; COMPLEMENT MULTI PREC BYTE OF I
;BYTES, AT LOC X.
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CC44- 18






































































































; ADDER. A.X.I. ADD MULTI PREC NUMS












JSUBBER. A,X,Y. SUBTRACTS NUM IN












COMPARE MEMORY. A.Y. Y IS LENGTH
OF NUMS, «FMPNT & »T0PNT ARE STRING
PNTRS. CMPS LAST BYTE FIRST ASSUME
NUMBERS.
TYA





BEQ CMPMEM-3 ;IF EQUAL CONTINUE
RTS ;C 4 Z FLGS SET
PUT "GPSUBS.S"
.FI D26 "FPNORM.S"
; CLEAR CARRY FOR 1 'S COMP





0003 ;FL0ATING POINT NORMALIZATION. A.X.Y.
0004 ; NORMALIZES FPNUM IN FPACC WITH 4
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CC77- AO 0011 LOT #*04
LDX #FPLSWECC79- A2 BF 0012






A5 C2 0015 LDA »FPMSW
05 C1 0016 ORA *FPNSW
CC82- 05 CO 0017
0018
ORA "FPLSW
CC84- 05 BF ORA «FPLSWE
CC86- DO 03 0019 BNE gACNONZ








CC8B- 24 C2 BIT »FPMSW
CC8D- 30 OE 0025 BMI §MINUS1
CC8F- 70 15 0026 BVS WCCSET
CC91- A2 BF 0027
0028
LDX #FPLSWE
CC93- AO 04 LDY #$04
JSR ROTATLCC95- 20 2C CC 0029
CC98- C6 £3 0030 DEC »FPACCE
CC9A- 4C 8B C(. 0031 JMP gACNONZ
0032 SMINUS1
CC9D- A2 C2 0033
0034
LDX #FPMSW
CC9F- AO 03 LDY #3
CCA1- 20 34 CC 0035 JSR ROTATR





CCA6- A5 BD LDA »TSIGN
CCA8- 10 EO OO39
0040
BPL 9NORMEX
CCAA- AO 03 LDY #$03
CCAC- A2 CO 0041 LDX #FPLSM













; SHIFT LEFT 1 BIT
; ADJUST EXP
; CONTINUE ROTATING













































































J FLOATING POINT ADD. A.X.Y. ADDS NUM











































; FPACC = 0?
;MOVE FOP TO FPACC I RET
;SEE IF FPOP =
;GET EXP DIFF
;DIFF > 128
; RESULT = FPOP
; RESULT = FPACC
;PUT DIFF IN Y
; FPACC >. SHIFT FPOP
;DIFF > $18
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CCD5- 10 DE 0033
0034
BPL gMOVOP ; RESULT IS FPOP
§MORACC
CCD7- A2 C3 0035 LDX #FPACCE ;SET PNTR TO FPACC EXP
CCD9- 20 OF CD 0036 JSR SHLOOP ; SHIFT FPACC »
CCDC- 88 0037
0038
DEY ;DEC DIFF CNTR
CCDD- DO F8 BNE gMORACC




CCE1- C9 E8 0041 CMP #$00-$l8
gCKRET
;DIFF > $18




CCE5- A2 CB LDX #FOPEXP ;SET PNTR TO FPOP EXP
CCE7- 20 OF CD 0045 JSR SHLOOP ; SHIFT FPOP RIGHT
CCEA- C8 0046 INY ;INC DIFF CNTR




CCED- A9 00 0049 LDA #$00
•FPLSWE
; PREPARE ADDITION
CCEF- 85 BF 0050 STA
CCF1- 85 C7 0051 STA •FOLSWE
CCF3- A2
tt
0052 LDX #FPACCE ; COMPENSATE FOR OVFL
CCF5- 20 CD 0053
0054
JSR SHLOOP
CCF8- A2 CB LDX #FOPEXP
CCFA- 20 OF CD 0055 JSR SHLOOP
CCFD- 18 0056 CLC ;ADD BYTES
CCFE- AO 04 0057
0058
LDY #4 ;4 BYTES
CDOO- A2 00 LDX #0
CD02- B5 C7 0059 LDA •FOLSWE,
X
CD04- 75 BF 0060 ADC •FPLSWE,
CD06- 95 BF 0061 STA •FPLSWE,




CDOA- DO F6 BNE =-9




JMP FPNORM [NORMALIZE RESULT
SHLOOP
CDOF- F6 00 INC •$00,
X
;INC EXP
CD11- CA 0069 DEX ;DEC PNTR TO MSB
CD 12- 98
CD 13- 1)8
0070 TYA ;SAVE DIFF
0071 PHA
CD14- AO 04 0072 LDY #$04
CD16- 20 37 CC 0073
0074
JSR ARSHR ;ARITH SHIFT RIGHT
CD19- 68 PLA





; FLOATING SUBTRAC:. . SUBTRACTS
0079
0080
jFPOP FROM FPACC BY TAKING THE NEGATIVE
;0F FPOP i!ND ADDING.
0081
0082 FPSUB
CD1C- A2 CO 0083
0084
LDX #FPLSW ;SET PNTR TO FPOP
CD1E- AO 03 LDY #$03
COMPLMCD20- 20 47 CC 0085 JSR ; NEGATE
CD23- 4C B1 CC 0086
0087
0088
JMP FPADD ;ADD THE VALUES
jPDT "FPADDSOB. S"
0031 .FI D26 "FPMUL. S"
OAFE 3250-3D4E FPMOL.S
0001 ;PUT "FPMOL.S"
0002 ; FLOATING POINT' MULTIPLY. A.X.Y.
0003
0004
; MULTIPLY NDMBER IN FPACC TO FPOP
;AND LEAVES V. : RESULT IN FPACC
0005
0006 FPMULT
CD26- 20 92 CD 0007
0008
JSR CKSIGN ; SETUP & CHK SIGN
CD29- A5
CD2B- 36
CB LDA •FOPEXP ;GET FPOP EXP
0009 SEC :ADD 1 FOR COMPEN
CD2C- 65 S 3 0010 ADC •FPACCE ;ADD FPOP EXPCD2E- 85 C3 0011 STA •FPACCE ;SAVE RESULT EXP
CD30- A9 17 0012 LDA #$17 ;SET BIT COUNTER
95
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CD34- A2 C2 0015 LDX #FPMSW
CD36- AO 03











CD43- 86 BA 0023
0024
STX »TOPNT
CD45- A2 03 LDX #$3
JSR ADDERCD47- 20 55 CC 0025
0026 NADOPP
CD4A- A2 D2 0027
0028
LDX #W0RK6
CD4C- AO 04 LDY #$4
JSR ROTATRCD4E- 20 34 CC 0029
CD51- C6 BC 0030 DEC «CNTR
CD53- DO DF 0031 BNE MULTIP
CD55- A2 D2 0032 LDX #W0RK6
CD57- AO 04 0033
0034
LDY #44
JSR ROTATRCD59- 20 34 CC
CD5C- A2 CF 0035 LDX #W0RK3















CD68- 24 CF 0043
0044
BIT »W0RK3
BEQ PREXFRCD6A- FO OA
0045 CROUND
CD6C- 75 00 0046 ADC «400,X












CD76- A2 BF 0053
0054
LDX #FPLSWE
CD78- 86 BA STX «TOPNT
CD7A- A2 CF 0055
0056
LDX #W0RK3
STX »FMPNTCD7C- 86 B8




CD80- 20 OA CC 0059 JSR MOVIND




CD88- DO 07 0062 BNE MULTEX
CD8A- A2 CO 0063
0064
LDX #FPLSW
CD8C- AO 03 LDY #$3






CD92- A9 00 0069 LDA #$0
CD94- 85 BB 0070 STA »T0PNT+1
CD96- 85 B9 0071 STA »FMPNT+1
CD98- A9 CC 0072 LDA #WORK0
CD9A- 85 BA 0073 STA «TOPNT
CD9C- A2 08 0074 LDX #$8CD9E- 20 00 CC 0075 JSR CLRMEM
CDA1- A9 C4 0076 LDA #MCAND0
CDA3- 85 BA 0077
0078
STA »TOPNT
CDA5- A2 04 LDX #$4






STA *SIGNSCDAC- 85 BE 0081
CDAE- A5 C2 0082 LDA »FPMSW





; STORE BIT CNTR
;SET PNTR TO FPACC MS BYTE
;SET PRECISION CNTR
; ROTATE FPACC RT
;CAFRY=0, DON'T ADD PARTIAL
;PNTR TO LS BYTE OF MULTIP
; STORE POINTER
;PNTR TO LS BYTE OF PARTIA
; ONLY 3 BYTES NEED ADDED
;ADD MULTIPLICAND TO PARTI
;SET PNTR TO MS BYTE OF PA
;SET PREC CNTR
; ROTATE PART PROD RT
;NOT 0, CONT MULTIPLYING
;ELSE, SET PNTR TO PART PR
J
SET PREC CNTR
;MAKE ROOM FOR ROUNDING
;SET PNTR TO 24TH BIT OF P
;SET PREC CNTR
; CLEAR FOR ADDITION
;24TH BIT TO RND IF >.5
;IS MANTISA >.5
;IF SO THEN ROUND
J24BIT IS RT ONE
;NEED RNDING?
;IF ZERO SKIP RND
;ADD WITH CARRY TO PROPAGA
; STORE PART PROD
;CLR A FOR NEXT ADD
; INCREMENT INDEX PNTR
; DECREMENT CNTR
;NOT 0, ADD NEXT BYTE
;SET PNTR TO FPACC LSW-1
; STORE IN TOPNT
;SET PNTR TO PART PROD
; STORE BI FMPNT
;SET PREC CNTR
;MOVE PART PROD TO FPACC
; NORMALIZE RESULT
;GET SIGN STORAGE
J IF NOT 0, SIGN IS POS




;SET PAGE PORTION OF POINT
; STORE IN TOPNT
; STORE IN FMPNT
;SET PNTR TO WORK AREA
; STORE IN TOPNT
;SET PREC CNTR
;SET WORK AREA
;SET PNTR TO MULTIPLICAND
; STORE IN TOPNT
;SET PREC CNTR
; CLEAR MULTIPLICAND STORAG
j INITIALIZE SIGN INDICATOR
;BY STORING 1 IN SIGNS
; FETCH FPACC MS BYTE
; POSITIVE, CHECK FPOP


















































;IF NEG. DECREMENT SIGNS
;SET PNTR TO FPACC LS BYTE
;SET PREC CNTR




; DECREMENT SIGNS INDICATOR
;SET PNTR TO FPOP LS BYTE
;SET PREC CNTR













































































































































; FLOATING POINT DIVIDE. A.X.Y.
[DIVIDES NUMBER IN FPACC BY NUMBER





















































; CLEAR WORK AREA




; SUBTRACT DIVISOR EXP
;SORE IN FPACC EXP
; COMPENSATE FOR DIV ALGORI
;SET BIT CNTR STORAGE
jSUB DIVISOR FROM DIVIDEND
;SET PNTR TO DIVIDEND
; STORE IN TOPNT
;SET PNTR TO QUOTIENT
j STORE IN FMPNT
;SET PREC CNTR
;MOV QUOT TO DIVIDEND
jSET CARRY
DIV BY IS
NEG RESULT, CLEAR CARRY
SET PNTR TO QUOTIENT LS B
SET PREC CNTR
ROTATE CARRY IN LSB OF QU





DO AGAIN FOR RNDING
-.NO RNDING
ELSE ADD 1 TO 23RD BIT
CLEAR CARRY FOR ADD
RND OFF LS BYTE OF QUOT
RESTORE BYTE
CLEAR A NOT CARRY
ADD CARRY
STOR RESULT
CLEAR A NOT CARRY
ADD CARRY TO MS BYTE OF Q
STORE RESULT
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CE20- A2 D2
CE22- AO 03



















































































































; CLEAR SIGN BIT CNTR
; COMPENSATE EXP FOR ROTATE
;SET POINTER TO FPACC
; STORE IN TOPNT
;SET PNTR TO QUOTIENT
;SOTRE IN FMPNT
;SET PREC CNTR
;MOVE QUOTIENT TO FPACC
;SET PNTR
;SET PNTR TO FPACC
;SET PREC CNTR
;MOVE FPACC TO WORK AREA
;PREP FOR SUBT
; STORE PNTR TO DIVISOR
;SET PNTR TO FPOP LS BYTE-
; STORE PNTR TO DIVIDEND




; STORE IN PLACE OF DIVISOR
;NOT CONT SUBT
































































































;LOAD FPOP WITH TEN
;BY SETTING EXP TO 4
;AND THE MANTISSA TO $50,$
jMULT FPACC BY FPOP
;DECR DEC EXP
; RETURN TO TEST FOR COMPLE
; PLACE .1 IN FPOP BY
; SETTING FPOP EXP TO -3
;AND LOADING NANTISSA WITH
;MULT FPACC BY FPOP
; CLEAR MS BYTE+1 OF RESULT
;SET PNTR TO I/O STOR
;SET PNTR TO I/O STOR
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OA CC JSR MOVIND
DB 0035 LDX #IOSTR
CE98- A0 04 0036 LDY #404
JSR ROTATLCE9A- 20 2C cc 0037
0038CE9D- A2 DB LDX #I0STR
CE9F- AO 04 0039
0040
LDT #404




CEA6- 86 0042 STX *FMPNT
CEA8- A2 DB 0043
0044
LDX #IOSTR
CEAA- 86 BA STX »T0PNT
CEAC- A2 04 0045 LDX #404
CEAE- 20 55 CC 0046 JSR ADDER
CEB1- A2 DB 0047
0048
LDX #IOSTR
CEB3- AO 04 LDY #404
JMP ROTATLCEB5- 4C 2C CC 0049
0050
0051 |PUT "FPIOSUBS.S"
0034 .FI D26 "FPBUFOUT.S"
99
SET PREC CNTR
MOVE I/O STOR TO WORK ARE





MULT BY 2 AGAIN
SET PNTR TO I/O WORK AREA
STORE IN FMPNT
SET PNTR TO I/O STOR
STORE IN TOPNT
SET PREC CNTR




















































































































FLOATING POINT OUTPUT ROUTINE
CONVERTS THE FLOATING POINT BINARY
NUMBER IN FPACC TO ITS DECIMAL
EQUIVALENT AND OUTPUTS IT TO THE
DISPLAY DEVICE AS ASCII CHARACTERS













































; CLEAR OUTPUT BUFFER
; CLEAR DEC EXP STOR
;IS NEG
; YES .MAKE POS AND OUT "-"
;ELSE. SET ASCII FOR "+"
[DISPLAY +
;SET PNTR TO LS BYTE OF FP
;SET PREC CNTR
;MAKE FPACC POS
;SET ASCII FOR "-»
;OUT SIGN OF RESULT
;SET UP ASCII
;OUT
;SET UP ASCII "."
;OUT .
;IF COMPENSATED. EXP>=0
;EXP NEG, ADD 4 TO FPACC
;ADD 4 TO FPACC EXP
;IF EXP>=0,OUT MANTISSA
;ELSE, MULT MANTISSA BY 10
;GET EXP
; REPEAT TEST FOR >=0
;MULT FPACC BY .1
;CHK STATUS OF FPACC EXP
;SET UP FOR MOVE OPER
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CF02- 86 BA 0050 STX »TOPNT
CF04- A2 CO 0051 LDX #FPLSW






JSR MOVINDCFOA- 20 CC
CFOD- 59 00 0055 LDA #$0
CFOF- 85 DE 0056 STA »I0STR3
CF11- A2 DB 0057
0058
LDX #IOSTR
CF13- AO 03 LDY #$3
JSR ROTATLCF15- 20 2C CC 0059








CF1D- FO 006 3
0064
BEQ OUTDIG
CF1F- A2 DE LDX #I0STR3
CF21- AO 04 0065 LDY #$4
JSR ROTATRCF23-
CF26-
20 34 CC 0066




CF29- 5 9 07 0069 LDA #$7STA »CNTRCF2B- 85 BC 0070
CF2D- A5 DE 0071 LDA »I0STR3













CF38- CI BC DEC »CNTR
CF3A- FO 1A 0079
0080
BEQ EXPOUT
CF3C- 20 85 CE JSR DECBIN
CF3F- 1IC 31 CF 0081
0082 ZERODG
JMP OUTDGS
CF42- C6 DF OO83
0084
DEC «IOEXPD
cf44- A5 DD LDA »I0STR2
CF46- DO FO 0085 BNE DECRDG
CF48- A5 DC 0086 LDA «I0STR1
CF4A- DO EC 0087
0088
BNE DECRDG
CF4C- A5 DB LDA "IOSTR
CF4E- DO E8 0089 BNE DECRDG
CF50-
S9 00 0090 LDA #$0CF52- 85 DF 0091 STA »IOEXPD





CF56- A9 45 LDA #'E
CF58- 20 88 CF 0095 JSR BUFECHO
CF5B- A5 DF 0096 LDA «IOEXPD
CF5D- 30 05 0097
0098
BMI EXOUTN
CF5F- A9 2B LDA #'+
CF61- 4C 6C CF 0099
0100 EXOOTN
JMP AHEAD2
CF64- 49 Fl 0101 EOR #$FF
CF66- 85 DF 0102 STA »IOEXPD
CF68- E6 DF 0103
0104
INC «IOEXPD
CF6A- A9 2D LDA #•-
0105 AHEAD2
CF6C- 20 88 CF 0106 JSR BUFECHO
CF6F- AO 00 0107
0108
LDY #$0





w9 OA 0111 SBC #$GA
CF76-
1













09 JQ ORA #'0
20 88 CF 0119 JSR BUFECHO
CF84- A5 DF 0120 LDA «I0EXPD
CF86- 09 30 0121 ORA #'0
100
SET TOPNT TO WORK REG
SET PNTR TO FPACC LS BYTE
SET PREC CNTR
MOVE FPACC TO OUT REGS
CLEAR OUT REG MS BYTE+1
SET PNTR TO OUT LS BYTE
SET PREC CNTR
ROT TO COMP FOR SIGN BIT
OUT REG X 10, OVERFLOW
INCR FPACC EXP
OUT DIGIT
ELSE, ROTATE R TO COMP
FOR ANY REMAINDER IN BIN
ROT R
REPEAT LOOP UNTIL EXP=0
SET DIGIT CNTR
FETCH BCD, SEE IF 1ST DIG
YES, CHECK HEM OF DIGITS





ELSE, GET NEXT DIGIT
FORM ASCII AND OUT
DEC EXP FOR SKIPPING DISP
CHECK IF MANTISSA =0
IF NOT O.CONT OUT
; MANTISSA 0, CLEAR EXP
;BEF0RE FINISHING DISPLAY
;SET ASCII FOR E
;DISPLAY E
;TEST IF NEG
;YES, DISPLAY - AND NEGATE
;N0, SET ASCII FOR +
; DISPLAY EXP VAL
; TWO'S COMP EXP
;T0 MAKE NEG POS
;F0R OUT OF EXP VALUE
;SET ASCII FOR -
;OUT SIGN OF EXP
; FETCH EXP
;SUB TEN'S FROM EXP
J IF MINUS, READY FOR OUT
; RESTORE POS RESULT
;INC TEN'S CNTR
;CONT SUB
;PUT MS DIGIT INTO A
;FORM ASCII
;OUT TEN'S DIG TO DISPLAY
; FETCH UNIT'S DIGIT
J FORM ASCII



















IS A POINTER TO THE LAST CHAR IN OUTBUF

































































































;THIS ROUTINE DISPLAYS THE NUMBER IN FPACC
;0N 4 DIGITS. FOR NUMBERS FROM .1 TO 1000
;THE NUMBER IS FIXED. OTHERWISE IT IS .XXX.EjWITH THE DECIMAL ON E BEING THE SIGN BIT OF E.




















































































































[DISPLAY FIRST 3 DIGS.

































; OUTPUT NIBBLE IN A
[SIGN BYTE
;SET SIGN FLAG
jSET MANTISSA DEC PNT
;SET SCI NOT FLAG









































































































































































































SYM CASSETTE READER FOR DATA LOGGER 3.0
JULY 16.1981





MODIFIED TO GIVE DATA IN CRONOLOGICAL ORDER
AND SKIP REPEATED DATA FROM BEFORE. REDONE
INITIAL STRUCTURE.
ADDED HEXDUMP MAIN PROGRAM.
VERSION 2.2
OCTOBER 12,1981
ENTRY AND CONFIG TABLE CHANGED TO USRO-2 SELECTS
MAIN ROUTINE AND NOT TABLE. ADDED USR2 ENTRY TO
PRINT EOT AND JMP TO RESET ROUTINE.
REONE INITIAL STRUCTURE.









"PUT FPDISK IN DRIVE 2"
"ENTER BEGINNING ADDRESS"
.IN BA
.PR "INPUT DATA STARTING PAGE"
.IN DATASTART
























































































































































































































































































































































































































































































































































































































































;USRENTRY — CALLED FROM THE MONITOR AS THE
; UNRECOGNIZED COMMAND VECTOR. USRO, USR1 & 0SR2
;WITH OR 1 PARAMETER ARE RECOGNIZED HERE AND
























;N0 RE ENTRY HERE
;INIT: CONTROL INITIALIZATION OF ZERO PAGE





;GETABLE: PRINT MESSAGE ON LED'S AND ASK FOR
;A SINGLE HEX CHAR TABLE NUMBER. IF INVALID
;ASK AGAIN.
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C030- 9D 40 A6
C033- CA
C034- 10 F7
C036- 20 1B 8A
C039- 20 75 82
C03C- BO ED
C03E- 90 03













































C084- 20 CE CO
C087- 20 46 C2
C08A- 20 46 C3
C08D- 20 22 C1


















































































! CONVERT TO HEX NIBBLE
; RESTART IN NOT HEX
; ALWAYS
;INITZP: CHECK THAT TABLE NUMBER IS VALID,
;ZERO ZP, TRANSFER TABLE. TRANSFER USER TABLE










































;1 PARN, TABLE ENTRY
; OVERRUN?
; ERROR RETURN
j BYPASS CALLING ROUTINE
;CLR ZERO PAGE MEMORY
;SAVE IN ZERO PAGE
;8 VALUES
;USE USR VALUES?





;SAVE STACK FOR FIXUP
;NON ERROR RETURN
;THIS IS THE MAIN ROUTINE THAT CONTROLS THE TRANSFER
;IT IS CALLED AFTER THE SETUP ROUTINE FINNISHES AND
; CONTROL IS TRANSFERED HERE FROM EOF WHEN THE END








;GET A RECORD FROM TAPE
;GET IN SYNC WITH RECIEVER
; PRINT HEADER
;CALCUATE RECORD LENGTH
;FIND LAST RECORD IN MEMOR

















































































; PRINT RECORD DATE
; OUTPUT ADCHANNELS
; OUTPUT DIGITAL CHANNELS
; OUTPUT PULSE CHANNELS
;END OF RECORD
; CONTINUE
;MAINDUMP: THIS MAIN ROUTINE CONTROLS A HEXIDECIMAL
;DUMP OF THE TAPE. THE FILE NAME HEADER AND END
;AT THE END OF FILE ARE ADDED. THE LENGTH OF LINE









; PRINT FILE NAME
;END OF FILE NAME
;DUMP, EOF WILL RETURN.











; RESET VECTOR ON CHIP
0B79 36B9-4232 R2FILE.S
COCE- 20 14 C1
C0D1- A9 00




















































;L0AD IS CALLED TO READ A FILE FROM TAPE. IT SETS
; POINTERS AS TO THE BEGINNING AND END OF THE DATA,
;A FLAG FOR A READ ERROR. AND THE FILE LABEL. THE
; BEGINNING POINTER IS NOT SAVED FROM THE LOAD SO THE
;MEMORY IS SET TO A UNIQUE EMPTY BYTE AND SEARCHED
;FOR A DIFFERENT BYTE AFTER THE READ.
LOAD
;2ER0 MEMORY
;TAPE LABEL (ANY FILE)
;N0 ERROR YET
;READ FILE FROM TAPE








BCC =+3 J READ ERROR IF CARRY SET
DEC "ERROR :READ ERROR
;JMP FIND ;SET POINTERS AND RETURN
;FIND THE FIRST LOCATION THAT DOESN'T HAVE
;A EMPTY BYTE IN IT AND ASSUME THAT IS THE FIRST
; LOCATION READ OFF TAPE. IF NOT FOUND SET


































































































;FOOND NO DATA CLR POINTER





























































EMPTY, AND FIND ARE CALLED FROM LOAD.










; STARTING PAGE OF MEMORY
;BYTE TO USE FOR EMPTY MEM
; PAGES OF MEMORY USED










;CALCLENGTH: CALCUATE LENGTH OF RECORD FROM THE











































;4 EACH AT THIS POINT
;ADD IN SPACE FOR PLCLOCK
;ADD CARRY
;MULT BY 2
;FINDFIRST: FIND THE EARLIEST COMPLETE RECORD
;THAT WAS TAKEN AFTER THE LAST RECORD FROM THE
; PREVIOUS DATA.
FINDFIRST
LDA »DATA i INITIALIZE START AND
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C 117- 85 06 0101 STA »START ; CURRENT WITH DATA
CI 49- 85 04 0102 STA "CURRENT
C14B- A5 01 0103 LDA »DATA+1
C14D- 85 07 0104 STA «START+1
C14F- 85 05 0105 STA "CURRENT+1
0106 SRA
C151- 20 67 C1 0107 JSR TESTREC ;END YET?
C154- BO 01 0108 BCS =+2
C156- 60 0109 RTS








C164- 4C 51 C1 0111 JMP gRA ;TRY AGAIN
0112
0113 TESTREC






C171- BO OF 0115 BCS 0RB ;OUT OF DATA?








C180- 18 0117 CLC
C181- 60 0118 RTS
0119 SRB
C182- 24 30 0120 BIT 'LINEFEED ;STRIP REPEATS??
gig*- TO FB 0121 BVS gRB-1 ; CARRY SET, RETURN
C186- AO 01 0122 LDY #1
£3§?" II 2S SI 2 ? LDA (CURRENT), Y ;M0NTH
£ 8A- FO F4 0124 BEQ SRB-2 END IF ZERO MONTH
S2§§" 49 SS S3 2. 5 LDY f5 CHECK FOR OLD DATAC18E- B1 04 0126 LDA CURRENT) ,Y
C190- D9 OA 00 0127 CMP LSTDAY.Y
C193- FO 02 0128 BEQ =+3
C195- 38 0129 SEC
C196- 60 0130 RTS
C197- 88 0131 DEY
C198- 10 F4 0132 BPL --11
C19A- 18 0133 CLC
C19B- 60 0134 RTS
0135
0136 ;NEXTREC0RD: SET POINTERS TO NEXT RECORD AND
0137 ;TEST FOR DONE
0138
0139 NEXTRECORD
C19C- 38 0140 SEC
r}l%~ fI nR °^i*4, feDA ICS55SJT '• ADD CURRENT AND LENGTH
ri?i" II nt S «l IS? IJ^SSHL 'km ST0RE AT CURRENTC1A1- 85 04 0143 STA 'CURRENT
C A3- 85 00 0144 STA «DATA ;ALSO AT DATA
C1A5- A5 05 0145 LDA *CURRENT+1
C1A7- E5 09 0146 SBC "LENGTH+1
C1A9- 85 05 0147 STA 'CURRENT*
1
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C1AF- 0150 BNE =+5
C1B1- A5 04 0151 LDA 'CURRENT
C1B3- C5 06 0152 CMP "START




;AT BEGINNING OF DATA?






































C1DD- 20 09 C2





C1E9- BD 72 C7
C1EC- FO 1B


















00 i GETB i_GETS THE NEXT BYTE OF DATA. EXITS TO
0005
;E0F: CALLED WHEN END OF FILE.





















































































;GET NEXT DATA BYTE
; INCREMENT POINTER
; RETURN WITH DATA
PRINTS END
TO MAIN
; DON'T UPDATE IF ERROR
; PRINT CR IF NEEDED
;WRITE END
;PACHUP STACK





j DON'T PRINT SPACE ON COL
; PRINT SPACE IF NOT COL 1
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C24C- 20 47 8A
C24F- AO 20





































































































;D0N'T PRINT BLANK LINES
J OUTPUT A CR
;NEED A LF OUTPUT
; OUTPUT A LF
;GET PROMPT IF ANY
; START OF LINE
;END OF LINE DELAY
;JSR DELAY
;RTS













;20 MICRO SEC EACH
;EATUP TIME









SYNC: GET IN SYNC WITH THE RECIVER IF NECESSARY
PROTOCALL: TRANSMITTER: SEND A CH EVERY SECOND
UNTIL A CHARACTER IS RECIEVED, THEN SEND A NEWLINE
AND START DATA. RECIEVER: WAIT FOR A CR, THEN OUTPUT






















































































































































































;2 IN AND 3 OUT
OUTPUT 4 BYTES AS 11 DIGITS BCD
LDX #4 j 4 IN AND 5 OUT
BNE OUTBIN+4
;OUTBIN: OUTPUT A BINARY BYTE AS A 4 DIGIT BCD
; NUMBER LEAVING OFF LEADING ZEROS.
OUTBIN
STA *BINARY [STORE IN LOW BYTE
LDX #1
STX »NBINARY ;1 BYTE IN
;BNE CONVERT ; ALWAYS, JUMP TO CONVERT
;0UTPUT NBINARY BYTE NUMBER AS (NBINARY+1 )«2 DIGIT
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C2AF- 24 21
C2B1- 30
- B3- V '
C2B6-












C2C8- 4C F4 C1
C2CB- C6 21




































































;OUTHEXZ: OUTPUT A BYTE WITH LEADING ZEROS













































































; PRINT AT LEAST 1 DIGIT





















; CHECK IF CAN BE PRINTED
; OUTPUT THE DIGIT EVEN
; OUTPUT CHAR AND RETURN
; OUTPUT ZEROS FROM NOW ON































; OUTPUT THE DIGIT
;AVGFACT: CALCUATE THE FACTOR TO MULTIPLY









LDA ( CURRENT ),Y
STA »FPNSW
INY








; COUNT TO DIVIDE BY
;ITS LESS THAN 32000
;15 BITS WITHOUT SIGN
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C313- 85 46 0139 STA «FOPNSW
C315- 20 CJ C4 0140 JSR FPNORM
C318- 20 A6 C5 0141 JSR FPDIV
C31B- A2 03 0142 LDX #3
C31D- B5 3D 0143 LDA »FPLSW,X
C31F- 95 12 0144 STA *DIVTMP,X
C321- CA 0145 DEX
C322- 10 F9 0146 BPL =-6






[NORMALIZE COUNT TO FP
;4 BYTES

























C359- 20 B8 C1
C35C- 20 6B C2
C35F- C6 27
C361- DO F6





































































































































































;SAVE DATA COUNTS FOR LATE
; OUTPUT 8 BYTES OF HEADER
;GET NEXT BYTE
; OUTPUT AS BCD
;PUT A CR
























; OUTPUT SEPERATION CHAR
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C38F- 20 B8 C1


















































































































0061 ;00TAD: AVERAGES AND PRINTS FLOATING POINT VALUES

































































JSR NEWLINE ; START NEW LINE
DEC «CNTR1 ; NUMBER LEFT














































; NUMBER OF VALUES
;FP INDEX PNTR
J PUT IN FPACC






;END OF LINE YET?
; START NEW LINE
;END OF LINE
; CONVERT TO DECIMAL
;PUT SPACE
; PRINT OUT MANTISA
; OUTPUT CHAR
;END OF VALID DATA
















; NUMBER OF VALUES
;GET 16BIT WORK
; OUTPUT NUMBER IN BCD
; CHECK COLUMN NUMBER
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;OUTPL: OUTPUT PDLSE CNTERS. THE FIRST NUMBER
;IS A 2 BYTE CLOCK CNT FOLLOWED BY 4 BYTE PULSE







































; SPACE BETWEEN BYTES
;GET BYTE









































;CLEAR MEMORY. A,X,Y. CLEARS X BYTES









; CLEAR MEM LOC
;N0T ZERO, CONT CLR
;MOVE MEMORY. A,X,Y. MOVE X BYTES






























































































































; INCREMENT MEMORY. X,Y. INCREMENT A
jMULTI PREC NUMBER Y BYTES LONG AT X








;DECREMENT MEMORY. A.X.Y. DEC MDLTI
;PREC NUMBER OF Y BYTES AT X.











; ROTATE LEFT. X,Y. ROTATE MULTI PREC
; NUMBER LEFT 1 BIT. X IS LOC OF LSB









; ROTATE OR ARITH SHIFT RIGHT. X.Y.
i ROTATE BYTE RIGHT 1 BIT. Y IS t OF
; BYTES, X IS PNTR TO MSBYTE
ROTATR













; SHIFT IN ZERO BIT
; SHIFT IN SIGN BIT
;SIGN BIT IN CARRY
; ROTATE THE BYTE
JCOMPLEMENT MEMORY (1 OR 2). A.X.Y.
; COMPLEMENT MULTI PREC BYTE OF Y








; CLEAR CARRY FOR 1'S COMP
;SET CARRY FOR 2'S COMP




































































; ADDER. A.X.Y. ADD MULTI PREC NOMS













; SUBBER. A.X.Y. SUBTRACTS NDM IN





SBC ( FMPNT ),Y





















COMPARE MEMORY. A.Y. Y IS LENGTH
OF NUMS, "FMPNT 4 »TOPNT ARE STRING
PNTRS. CMPS LAST BYTE FIRST ASSUME
NUMBERS.
TYA
BEQ CMPMEM+7 ;END OF DATA
CMPMEM
DEY
LDA ( FMPNT ),Y
CMP (TOPNT ),
Y
BEQ CMPMEM-3 :IF EQUAL CONTINUE






0003 ; FLOATING POINT NORMALIZATION. A.X.Y.
0004 ; NORMALIZES FPNUM IN FPACC WITH 4























; CHECK FOR FPACC ==



























05 3C ORA «FPLSWE
DO 03 0019 BNE gACNONZ
85 40 0020
0021 gNORMEX





RTS ;EXIT RESULT =
24 3F BIT »FPMSW
30 OE 0025 BMI gMINUSI
70 15 0026 BVS gACCSET ;IF SO, JUSTIFIED
A2 3C 0027
0028
LDX #FPLSWE j SHIFT LEFT 1 BIT




0030 DEC »FPACCE ; ADJUST EXP
4C DD C4 0031
0032 8MINUS1
JMP SACNONZ ; CONTINUE ROTATING
A2 3F 0033
0034










A5 3A LDA «TSIGN
J IS SIGN POS
10 EO OO39
0040
BPL §NORMEX ;YES, RETURN
AO 03 LDY #$03 ;NO, COMPLEMENT AGAIN
A2 3D 0041 LDX #FPLSW




J PUT "FPNORI! :;"





























































; FLOATING POINT MULTIPLY.
; MULTIPLY NUMBER IN FPACC











































































SETUP & CHK SIGN
GET FPOP EXP









PNTR TO LS BYTE OF MULTIP
STORE POINTER
PNTR TO LS BYTE OF PARTIA
ONLY 3 BYTES NEED ADDED
ADD MULTIPLICAND TO PARTI
SET PNTR TO MS BYTE OF PA
SET PREC CNTR
ROTATE PART PROD RT
NOT 0, CONT MULTIPLYING
ELSE. SET PNTR TO PART PR
SET PREC CNTR
MAKE ROOM FOR ROUNDING
SET PNTR TO 24TH BIT OF P
SET PREC CNTR
CLEAR FOR ADDITION
24TH BIT TO RND IF >.5
IS MANTISA >.5
IF SO THEN ROUND
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C544- 4A 0041 LSR A
0042 CKRND
C545- 24 4C 0043 BIT »W0RK3
C547- FO OA 0044 BEQ PREXFR
0045 CROUND
C549- 75 00 0046 ADC •400.X







C550- 88 0050 DEY
C551- DO F6 0051 BNE CROUND
0052 PREXFR














C55D- 20 5C C4 0059 JSR MOVIND
C560- 20 C3 C4 0060 JSR FPNORM
C563- A5 3B 0061 LDA 'SIGNS
C565- DO 07 0062 BNE MULTEX
C567- A2 3D 0063
0064
LDX #FPLSW
C569- AO 03 LDY #$3






C56F- A9 00 0069 LDA #$0
STA »T0PNT+1C571- 85 38 0070
C573- 85 36 0071 STA «FMPNT+1

















C584- 20 52 C4 0079
0080
JSR CLRMEM
C587- A9 01 LDA #$1
C589- 85 3B 0081 STA "SIGNS
C58B- A5 3F 0082 LDA »FPMSW




C58F- C6 3B 0085 DEC »SIGNS
C591- A2 3D 0086 LDX #FPLSW
C593- AO 03 0087
0088
LDY #$3
JSR COMPLMC595- 20 99 C4
0089 OPSGNT
C598- A5 47 0090 LDA «FOPMSW
C59A- 30 01 0091 BMI NEGOP












0054 .FI D26 "FPDIV.S"
0919 36B9-3FD2 FPDIV.S
121
;24BIT IS RT ONE
;NEED RNDING?
;IF ZERO SKIP RND
;ADD WITH CARRY TO PROPAGA
; STORE PART PROD
;CLR A FOR NEXT ADD
; INCREMENT INDEX PNTR
; DECREMENT CNTR
;NOT 0, ADD NEXT BYTE
;SET PNTR TO FPACC LSW-1
; STORE IN TOPNT
;SET PNTR TO PART PROD
; STORE IN FMPNT
;SET PREC CNTR
;MOVE PART PROD TO FPACC
; NORMALIZE RESULT
;GET SIGN STORAGE
(IF NOT 0, SIGN IS POS




;SET PAGE PORTION OF POINT
; STORE IN TOPNT
; STORE IN FMPNT
;SET PNTR TO WORK AREA
; STORE IN TOPNT
;SET PREC CNTR
;SET WORK AREA
;SET PNTR TO MULTIPLICAND
; STORE IN TOPNT
;SET PREC CNTR
; CLEAR MULTIPLICAND STORAG
; INITIALIZE SIGN INDICATOR
;BY STORING 1 IN SIGNS
; FETCH FPACC MS BYTE
[POSITIVE, CHECK FPOP
;IF NEG, DECREMENT SIGNS
;SET PNTR TO FPACC LS BYTE
;SET PREC CNTR




; DECREMENT SIGNS INDICATOR
;SET PNTR TO FPOP LS BYTE
;SET PREC CNTR









0002 ;FLOATING POINT DIVIDE. A.X.Y.
0003 ; DIVIDES NUMBER IN FPACC BY NUMBER
0004 :IN FPOP AND LEAVES RESULT IN FPACC
0005 FPDIV
0006 JSR CKSIGN ; CLEAR WORK AREA










C5AF- 38 0011 SEC
C5B0- E5 40 0012 SBC »FPACCE
C5B2- 85 40 0013
0014
STA «FPACCE
C5B4- E6 40 INC »FPACCE
0015 SETDCT
C5B6- A9 17 0016 LDA #$17
C5B8- 85 39 0017
0018 DIVIDE
STA »CNTR






C5C1- 86 37 0022 STX *T0PNT
C5C3- A2 49 0023
0024
LDX #WORK0
C5C5- 86 35 STX »FMPNT
C5C7- A2 03 0025 LDX #*3













C5D1- A2 4D LDX #WORK4
C5D3- AO 03 0035 LDY #$3






C5DA- AO 03 LDI #$3
JSR ROTATLC5DC- 20 7E C4 0039
0040C5DF- C6 39 DEC «CNTR
C5E1- DO D7 0041 BNE DIVIDE
C5E3- 20 13 C6 0042 JSR SETSOB







C5EB- 65 4D 0046 ADC *W0RK4
C5ED- 85 4D 0047
0048
STA *WORK4
C5EF- A9 00 LDA #$0C5F1- 65 4E 0049 ADC *WORK5
C5F3- 85 4E 0050 STA «¥ORK5
C5F5- A9 00 0051 LDA #$0C5F7- 65 4F 0052 ADC «WORK6
C5F9- 85 4F 0053
0054
STA »WOFK6
C5FB- 10 09 BPL DVEXIT
C5FD- A2 4F 0055 LDX #WORK6
C5FF- AO 03
C601- 20 86 C4
0056 LDY #$3
JSR ROTATR0057
0058C604- E6 40 INC *FPACCE
0059 DVEXIT










LDX #$4C610- 4C 5D C5 0065
0066 SETSOB
JMP EXMLDV
C613- A2 49 0067
0068
LDX #WORKO
C615- 86 37 STX *TOPNTC617- A2 3D 0069 LDX #FPLSW
C619- 86 35
C61B- A2 03








C622- 86 37 STX »T0PNT
C624- A2 45 0075 LDX #FOPLSWC626- 86 35 0076 STX »FMPNT
C628- AO 00 0077
0078
LDY #40
C62A- A2 03 LDX #3C62C- 38 0079
0080 S0BR1
SEC
C62D- B1 35 0081 LDA (FMPNT),
Y




;S0RE IN FPACC EXP
; COMPENSATE FOR DIV ALGORI
;SET BIT CNTH STORAGE
jSOB DIVISOR FROM DIVIDEND
;SET PNTR TO DIVIDEND
; STORE IN TOPNT
;SET PNTR TO QOOTIENT
; STORE IN FMPNT
;SET PREC CNTR
;MOV QOOT TO DIVIDEND
;SET CARRY
DIV BY IS
NEG RESOLT, CLEAR CARRY
SET PNTR TO QOOTIENT LS B
SET PREC CNTR
ROTATE CARRY IN LSB OF QO





DO AGAIN FOR RNDING
-,NO RNDING
ELSE ADD 1 TO 23RD BIT
CLEAR CARRY FOR ADD
RND OFF LS BYTE OF QOOT
RESTORE BYTE
CLEAR A NOT CARRY
ADD CARRY
STOR RESOLT
CLEAR A NOT CARRY
ADD CARRY TO MS BYTE OF Q
STORE RESOLT
;SET PREC CNTR
; CLEAR SIGN BIT CNTR
; COMPENSATE EXP FOR ROTATE
;SET POINTER TO FPACC
; STORE IN TOPNT
;SET PNTR TO QOOTIENT
;SOTRE IN FMPNT
;SET PREC CNTR
;MOVE QOOTIENT TO FPACC
;SET PNTR
;SET PNTR TO FPACC
;SET PREC CNTR
;MOVE FPACC TO WORK AREA
;PREP FOR SOBT
; STORE PNTR TO DIVISOR
;SET PNTR TO FPOP LS BYTE-
; STORE PNTR TO DIVIDEND


























; STORE IN PLACE OF DIVISOR
;NOT CONT SOBT
















































































































































































;LOAD FPOP WITH TEN
;BY SETTING EXP TO 4
;AND THE MANTISSA TO $50,$
;MULT FPACC BY FPOP
;DECR DEC EXP
; RETURN TO TEST FOR COMPLE
; PLACE .1 IN FPOP BY
; SETTING FPOP EXP TO -3
;AND LOADING NANTISSA WITH
;MULT FPACC BY FPOP
0CB1 36B9-436A FPBUFOUT.S
CLEAR MS BYTE+1 OF RESULT
SET PNTR TO I/O STOR
SET PNTR TO I/O STOR
SET PREC CNTR
MOVE I/O STOR TO WORK ARE





MULT BY 2 AGAIN
SET PNTR TO I/O WORK AREA
STORE IN FMPNT
SET PNTR TO I/O STOR
STORE IN TOPNT
SET PREC CNTR




0002 [FLOATING POINT OUTPUT ROUTINE
0003 ; CONVERTS THE FLOATING POINT BINARY
0004 [NUMBER IN FPACC TO ITS DECIMAL
0005 [EQUIVALENT AND OUTPUTS IT TO THE



























C6B2- 20 99 C4
C6B5- A9 2D
C6B7- 20 65 C7
C6BA- A9 30
C6BC- 20 65 C7
C6BF- A9 2E











































































































































[DISPLAY DEVICE AS ASCII CHARACTERS








































































; CLEAR OUTPUT BUFFER
; CLEAR DEC EXP STOR
;IS NEG
; YES .MAKE POS AND OUT "-"
;ELSE, SET ASCII FOR "+"
; DISPLAY +
;SET PNTR TO LS BYTE OF FP
;SET PREC CNTH
;MAKE FPACC POS
;SET ASCII FOR »-"
jOUT SIGN OF RESULT
;SET UP ASCII
;0UT
;SET UP ASCII "."
;0UT .
IF COMPENSATED,EXP>=0
EXP NEG, ADD 4 TO FPACC
ADD 4 TO FPACC EXP
IF EXP>=0,OUT MANTISSA
ELSE, MULT MANTISSA BY 10
GET EXP
REPEAT TEST FOR >=0
MULT FPACC BY .1
CHK STATUS OF FPACC EXP
SET UP FOR MOVE OPER
SET TOPNT TO WORK REG
SET PNTR TO FPACC LS BYTE
SET PREC CNTR
MOVE FPACC TO OUT REGS
CLEAR OUT REG MS BYTE+1
SET PNTR TO OUT LS BYTE
SET PREC CNTR
ROT TO COMP FOR SIGN BIT
OUT REG X 10, OVERFLOW
INCR FPACC EXP
OUT DIGIT
ELSE, ROTATE R TO COMP
FOR ANY REMAINDER IN BIN
HOT R
REPEAT LOOP UNTIL EXP=0
SET DIGIT CNTR
FETCH BCD, SEE IF 1ST DIG
YES, CHECK REM OF DIGITS
GET BCD FROM OUT REG
FORM ASCII CODE
OUT DIGIT


























































C758- 4C 50 C7
C75B- 98
C75C- 09 30















































































































; ELSE, GET NEXT DIGIT
;FORM ASCII AND OUT
;DEC EXP FOR SKIPPING DISP
; CHECK IF MANTISSA =0
;IF NOT O.CONT OUT
; MANTISSA 0, CLEAR EXP
; BEFORE FINISHING DISPLAY
;SET ASCII FOR E
; DISPLAY E
;TEST IF NEG
;YES, DISPLAY - AND NEGATE
;N0, SET ASCII FOR +
; DISPLAY EXP VAL
[TWO'S COMP EXP
:T0 MAKE NEG POS
;FOH OUT OF EXP VALUE
;SET ASCII FOR -
;OUT SIGN OF EXP
; FETCH EXP
;SUB TEN'S FROM EXP
;IF MINUSjREADY FOR OUT
; RESTORE POS RESULT
;INC TEN'S CNTR
;CONT SUB
;PUT MS DIGIT INTO A
;FORM ASCII
;OUT TEN'S DIG TO DISPLAY
; FETCH UNIT'S DIGIT
[FORM ASCII
IS A POINTER TO THE LAST CHAR IN OUTBUF







; POINT TO NEXT FREE SPOT
j STORE CHAR
0270 36B9-3929 R2DATA.D
C76C- 78 77 7C
C76F- 38 79 53
C772- 45 4E 44
C775- 00
C776- 45 4F 54
C779- 00
























C782- 00 00 11 0012 .BY tOO ft Hi :,;• .




06 05 00 0013 .BY $06 $''H 'nn *(;i:
C78D- 00 80 01
C790- FF FF
C792- 06 10 00 0014 .BY $06 $10 $00 $00 $80 $01 $FF $FF ;APPLE







0015 .BY $06 $38 $00 $00 $80 $01 $FF $FF ; APPLE
FF FF
C7A2- 10 10 00 0016 .BY $10 $-. :'!:
C7A5- 00 80 01
C7A8- FF FF
C7AA- FF FF FF 0017 .BY $FF $1 . i ! '
C7AD- FF FF FF
C7B0- FF FF





C7BA- FF FF FF 0019 .BY $FF $FF $FF $FF $FF $FF $FF $FF
C7BD- FF FF FF
C7C0- FF FF
C7C2- FF FF FF 0020 .BY $FF $FF $FF $FF $FF $FF $FF $FF
C7C5- FF FF FF
C7C8- FF FF
C7CA- FF FF FF 0021 .BY $FF #:'
C7CD- FF FF FF
C7D0- FF FF
0022 TABLENGTH .BE =-C0NF ;;
0023
0024 ;PUT "R2DATA :
0058 .EN
END OF MAE PASS!
LABEL FILE: ---
gACCSET =C4F8 9ACNONZ =C4DD SACZERT =C4D0
0MINUS1 =C4EF gNORMEX =C4DC §RA =C151
§RB = C182 SRC =C41E gRD =C286
gRE =C3B6 SRI =C073 §SYNC2 =C251




ARSHR ASCNIB =8275 AVGFACT =C2F6
BA =C000 BAUD =0032 BCD =001
A
BINARY =0016 BLANK ::C1F4 BLKMOV =8740
BUFECHO =C765 CALCLENGTH =C122 ! CHARDEL =002D
CKRND =C545 CKSIGN =C56F CLRMEM =C452
CNTR ::0039 CNTR1 :=0027 CNTR2 =0026
COL =0022 COMPEN =C6F8 C0MPL1 =C496
COMPLM =C499 CONFIG =89A5 CONFIGTAB =C77A
CONVERT =C271 COUNT :=002A CROUND =C549
CURRENT =0004 DATA =0000 DATASTART =0002
DECBB1 =C662 DECEXD =C6D7 DECEXT =C6C6
DECMEM =C470 DECOUT =C6DD DECRDG =C715
DECREP =C6D2 DELAY =:C226 DERROR =C5CF
DGCHA^1 =0025 DISBUF =A640 DIVIDE =C5BA
DIVTMP =0012 DL00P1 =002B DL00P2 =002C
DVEXIT =C606 EMPTY =C114 END =0002
EOF =C1CF EOR =C209 ERROR =0011
EXMLDli' =C55D EXOUTN =C741 EXPOUT =C733
FILL3
FMPNT
=8718 FIND =C0E4 FINDFIRST =C145
'"=0045
FOLSWE =0044 FOPEXP =0048
FOPLSV FOPMSW =0047 FOPNSW =0046
FOUND =C0FC FPACCE =0040 FPD10 =C64E
FPDIV =C5A6 FPLSW =:003D FPLSWE =003C
FPMSW =003F FPMULT =C503 FPNORM =C4C3
FPNSW =003E FPOUT =:C695 FPRINT =C3C9
GETB =C1B8FPX10 =C63A GETABLE I =C02B
126




















































































































































APPENDIX D. Apple II Reader Program
Appendix D Apple Reader 129
80 DIM X$(300)
90 D$ = CHR$ (4)
100 PRINT : PRINT "READY" :CNT =
110 PRINT D$;"IN#1": PRINT D$;"PR#1": REM RS232 INPUT
120 INPDT A*: PRINT " ": REM STNC
130 PRINT D$;"PR#0"
140 INPDT X$(CNT)
150 IF X$(CNT) = "END" THEN 300
160 CNT = CNT + 1
170 GOTO 140
300 PRINT D$;"IN#0"






APPENDIX E. Component Data Sheets
SDM856 Data Acquisition System










• 12-BIT. ±0.012% LINEARITY ERROR
• INSTRUMENT AMP OPTION
• LOW LEVEL INPUTS (SDM857)
• SELECTABLE 16 SINGLE. 8 DIFFERENTIAL INPUTS
• THREE-STATE OUTPUT BUFFERS





The SDM856 and SDM857 are complete data
acquisition systems contained in a miniature 2.2" x
1 .7" x 0.22* ceramic package. These systems offer all
the functions available in large modular data
acquisition systems and are available with an
optional internal instrumentation amplifier
(SDM857). Inputs as low as ±10mV can be accepted
by the SDM857; thermocouples, strain gages, and
other low level signal sensors don't require external
signal conditioning. Both models are fully
expandable from the basic 16 channel single-ended
or 8 channel differential input capability. Digital
resolution is 12 bits with accuracy of ±0.024% at a
throughput rate of 29kHz (SDM856KG).
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TYPICAL PERFORMANCE CURVES S





INSTRUMENTATION AMPLIFIER (SDM857 only)
Offering low drift and high accuracy, the internal
instrumentation amplifier may be programmed by a
single external resistor for gains from 2 to 500. With gain
programming pins open, the gain is 2.
SAMPLE/ HOLD
A complete stand-alone circuit, the sample/ hold
amplifier features buffered output, IOmscc acquisition
time, and lOOnsec aperture time.
Input, output, and mode control lines are brought out to
separate pins. This allows maximum system flexibility
for performing functions, such as automatic gain
ranging, with no loss of aperture time.
ANALOG-TO-DIGITAL CONVERTER
The ADC is a 12-bit, 25/isec converter with 0.01%
linearity error. Its features include positive and negative
reference voltage outputs, external gain and offset
adjustments, straight binary or two's complement
output, serial data and clock outputs, status output, a
short cycle feature, and a clock rate control for higher
throughput rates at lower resolution or accuracy.
SYSTEM DESCRIPTION
SDM857 contains all components necessary to multiplex
and convert analog signals as low as ±10mV and as high
as ±5V into equivalent digital outputs. Throughput
sampling rates are from 29kHz (12-bit resolution) to
70kHz (8-bit resolution) in the overlap mode of
operation. A complete low drift instrumentation
amplifier allows selection of gains from 2 to 500 with one
external resistor. SDM856 is identical to SDM857, but
does not include the instrumentation amplifier. This
provides the option of adding an external instrumenta-
tion amplifier for specific requirements such as high
speed, digital programming, etc. Both models can be
configured to accept either 8-channcl differential or 16-
channel single-ended signals and can be expanded almost
without limit with external multiplexers. Three-state
outputs are provided for easy interface to microprocessor
and other bus-structured systems. Figure I illustrates all
system components which are described in the following
paragraphs.
ANALOG MULTIPLEXER
The analog multiplexer consists of two CMOS integrated
circuits. Pin interconnects are used to select I6-channei
single-ended or 8-channel differential operation. In
single-ended operation the multiplexer can be used in a
pseudo-differential mode by connecting the amplifier
inverting input to common remote signal ground.
Channel selection is made by an internally latched 3- or 4-
bit binary word, for differential or single-ended
operation respectively.
THREE-STATE OUTPUT BUFFERS
Digital outputs of the ADC are internally buffered by
LSTTL three-state buffers. Three separate enable lines
are brought out for easy interfacing to 4-, 8- or 1 6-bit data
buses. MSB and BUSY are also buffered by separate
three-state devices, each with its own enable line.
ADDRESS LATCH
Outputs of the 4-bit TTL register latch are connected to
the address inputs of the multiplexer. This latch serves as
an address storage register for the selected analog input.
It may be loaded through 4 address inputs. Other inputs
are LOAD and CLEAR. The 3 least significant bits are
used for 8-channel differential mode addressing.
DELAY TIMER
A delay timer allows settling time for the multiplexer,
amplifier, and sample/ hold circuits before conversion
begins. The delay is adjustable over a wide range by use of
an external resistor or capacitor. This allows for longer
settling time of the instrumentation amplifier when
operating at high gains, or shorter settling time for lower
resolution operation.
CHANNEL EXPANSION
The number of analog input channels of the SDM856
and SDM857 can be easily increased by using Burr-
Brown's MPC8D (8-channel differential) and MPC16S
(16-channel single-ended) multiplexers. These are latch-
free devices which contain internal binary decoding at
TTL or MOS levels and may be integrated into a system
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FIGURE 1. SDM856/857 Block Diagram.
SYSTEM PERFORMANCE
SDM856 and SDM857 are configured for random
channel selection. With the addition of an external
counter they can be configured to continuously sequence
through all analog channels or sequence through all
analog channels on command from an external trigger.
With the appropriate 4-bit (single-ended) or 3-bit
(differential) channel address on the latch inputs, and
DELAY OUT (pin 45) tied to the LOAD input (pin 23), a
negative going edge is applied to the STROBE input (pin
48). This starts the delay timer, latches the multiplexer
address, and allows the input signal to pass through the
multiplexer, instrumentation amplifier and sample/ hold
and settle to its final value before starting the A/D
conversion. The DELAY OUT signal (pin 45) is also
connected to the TRIG input (pin 46) and the A/D
conversion is initiated on the negative-going ed ge. The
S/H CONTROL input (pin 66) is connected to BUSY
(pin 24) so that the sample/ hold is in the HOLD mode
during the A/D conversion.
By using overlap programming the settling time effects of
the analog multiplexer and instrumentation amplifier
can be reduced, extending throughput sampling rates up
to 29kHz for 12-bit and 70kHz for 8-bit resolution(ADC
short-cycled). This mode of operation is most useful
when converting low level inputs to accommodate the
increased settling time of the instrumentation amplifier.
Overlap programming is accomplished by connecting
BUSY to STROBE and S/H CONTROL; DELAYOUT
to LOAD and TRIG. In this mode of operation the
address of the next channel to be converted is latched and
the output of the instrumentation amplifier allowed to
settle to a new value during the present conversion.
DIGITAL INPUT SPECIFICATIONS
Address Inputs One standard LSTTL load, positive true
(A0 - AJ)
Address Coding 4-bit binary
LOAD One standard LSTTL load, positive true, address loaded on
positive edge.
CLEAR One standard LSTTL load, negative true, low level clears
address latch.
STROBE One standard LSTTL load, high-to-low transition triggers
the delay timer.
TRIG One standard LSTTL load, a negative going edge initiates the
A; D conversion.
SHORT CYCLE One standard LSTTL load, lope 1 for 12-bit resolution.





One standard LSTTL load, a low level enables the
3-state output.
BUSY ENABLE
S/H CONTROL TTL compatible. IOjiA maximum input current.
Logic = Hold mode. Logic I Sample (track! mode.
MUX ENABLE 2 TTL compatible. 2*iA input current. Logic enables










5 standard TTL loads, posmv . 3-state.
2 standard TTL loads, positive true. NRZ. time serial data
output beginning with Dll (see Timing Diagram).
5 standard TTL loads, positive true. 3-state.
5 standard TTL loads, low during A/D conversion.
5 standard TTL loads, high during A<D conversion. 3-state
5 standard TTL loads, for synchronizing serial out data
(see Timing Diagram).
5 standard TTL loads, positive true
5 standard TTL loads, high during delay period, triggered
by Strobe input.
5 standard TTL loads, high while addressing channels 0-7.
low while addressing channels 8-IS.
gppriFir.ATinNS
ELECTRICAL
Typical at T* = +25"C and rated power supplies unless otherwise noted.
MODEL SDM856/SDM857
TRANSFER CHARACTERISTICS M1N 1 TYP 1 MAX UNITS
Resolution 12 | Bits
Number ofAnalog Channels 16SIN/8DIF
Throughput Rate (Normal mode)
SDM856JG 33 35 kHz
SDM856KG 25 27 kHz
SDM857JO 22 24 kHz
SDM857KG 18 20 kHz
Throughput Rate (Overlap mode)
SDM856JG 38 40 kHz
SOM856KC 27 29 kHz
SDM857JG 38 40 kHz
SDM857KG 27 29 kHz
ANALOG INPUTS
ADC Input Voltage Ranges to +10, ±5. ±10 V
Mux Input Voltage Range 1
Absolute max without damage ±20
For linear operation 1 ±6
Mux Input Impedance, OFF Channel Si 10*11 10 nnpF
Mux Input Impedance. ON Channel 1800(17 niipF
Amplifier Characteristics
(SDM857 only)
Input Impedance 5 x I0'l|3 niipF
Gain Range 2 | | 500
Gain Equation G = 2 + (20kll/R,xi'")
Input Bias Current at +25°C +50 nA
OX to +70"C +1.1 nAfC
Offset Current at +25T ±20 nA
0T to +70°C +0.6 nA/'C
Input Offset Voltage ±0.1 mV
Input Offset Voltage Drift (G > 100) ±4 ±6 *V/'C
Output Noise (10Hz- 10kHz)
G 100. Ri = 500fl 400 *,V, rms
Common-mode Rejcction(DO
G-2 90 dB
G 1000 97 dB
Sample/Hold DC Characteristics
Input Impedance I0"||3 (lllpF
Bias Current so nA
Output Offset Voltage 7 mV
REFERENCE VOLTAGES
Positive Output +2.490 +2.500 +2.510 V
Positive Output Drift ±5 +10 ppm/°C
Negative Output -6.0 -6.4 -6.8 V




to +5V, ±5V ranges JG ±0.048 % of FSR
to +5V. ±5V ranges KG ±0.024 % of FSR
to +20mV, ±IOmV JG
(SDM857 only) ±0.11 % of FSR
to +20mV, ±10mV KG
(SDM857 only) ±0.08 % of FSR
Linearity (G = 1)
JG ±0.024 9oof FSR
KG ±0.012 % of FSR
Differential Linearity (G = 1)
JG ±0.024 ±0.048 % of FSR
KG ±0.012 +0.024 % of FSR
Quantizing Error ±0.012 % of FSR
System Gain Error' 31 ±0.1 ±0.3 %
System Offset Error 1 " ±0.1 ±0.3 % of FSR
Power Supply Sensitivity +I5V ±0.0007 %/%AV
Power Supply Sensitivity -15V ±0.0007 %I%AV
Power Supply Sensitivity +5V ±0.001 %/%AV




System Accuracy Drift'*' Bipolar +20 PpmfC




Aperture Time 100 nsec
Acquisition time 10 usee
FeedthroughflOV step) +1.4 mV
Amplifier CMRR at 60Hz G • 2 90 dB
Amplifier CMRR at 60Hz G - 500 95 dB
Amplifier Overload Recovery Time 200 usee
OUTPUTS
Digital Output Coding Binary, Offset Binary.
Two' Complement
Serial Output Coding Non-return to zero (NRZ
ADC Conversion Time11 ' 25 30 usee
Clock Frequency 1" 520 kHz
Delay"" SDM856 15 lisec
Delay'" SDM857 30 usee
POWER REQUIREMENTS
Rated Voltage for Specified Accuracy +14.5 ±15 ±15.5
+4.75 +5 +5.25 V
Quiescent Current
SDM856. +I5VDC + 10 +20 mA
SDM856, -15VDC -35 -50 mA
SDM856. +5VDC + 120 +140 mA
SDM857. +I5VDC +15 +25 mA
SDM857. -I5VDC -40 -55 mA
SDM857, +5VDC + 120 +140 mA
Power Dissipation SDM856 I3O0 1750 mW
Power Dissipation SDM857 1400 1900 mW
ENVIRONMENTAL
Specification Temperature Range +70 •c
Operating Temperature Range -25 +85 •c
Storage Temperature Range -55 +100 °c
PRICES 1-24 3-99 100-249
SDM856JG 149.00 115.00 99.00 s
SDM856KG 179.00 138.00 125.00 s
SDM857JG 179.00 138.00 125.00 s
SDM8S7KG 197.00 152.00 138.00 s
NOTES:
I- Km is the external gain-setting resistor. (Connect between pins. I and 80).
1 FSR means Full Scale Range, e.g., FSR is 10V for ±JV range.
3. Adjustable to zero.
4. Includes gain, offset, and Unearity drifts.
5. Conversion lime and clock frequency can be externally adjusted from 1 3usee
If,™ - 1.0MHz) io HOwsM if™«. 118kHz). (Conv. times are for 12-bu
resolution.)
6. Can be externally adjusted from 3jisec io 300usec
The information in this publication has been carefully checked and is believed to be
reliable: however, no responsibility is assumed for possible inaccuracies or omissions.
Prices and speci fications are subject to change without nonce. No patent rights are
granted to any of the circuits described herein.
<:
PIN DESIGNATIONS
IAGA1N ADJUST • i 10 IA GAIN ADJUST
MUX OUT HI 1 •79 IA IN LO
IA IN HI < 71 MUX OUT LO
CH7 * 77 CHI5(RET7
CH6 5 76 CHM/RET6
CHS b 75 CHI3/RETI
CH4 1 74 CHI2/RET«
CHJ i 73 CHII/RET3
CHI g 72 CHI0/RET2
CHI ID 71 CH9/RETI
CHO II 70 CH8/RET0
MUX ENABLE 2 12 •69 IAOUT
MUX ENABLE l/AJOUT 13 h« S/H IN
SIN/DIF 14 67 S,H OFFSET ADJUST
A2 0UT 15 66 S,H CONTROL
Al OUT 16 65 + I5VDC
AOOUT n M -ISVDC
CLEAR IS 63 ANA COM
AOIN 19 62 S/H OUT
Al IN a 61 -6.4V REF OUT
A2IN 21 60 10V RANGE
A] IN 33 59 BPO
LOAD 33 H 20V RANGE
BUSY 24 57 +2.SV REF IN
DIG COM IS 56 ENABLE 2









DO(LSB) 39 a. SERIAL OUT
Dl 30 51 CLOCK OUT
D2 31 50 CLOCK RATE ADJUST
33 4? +5VDC
D4 33 4X S1KOBE
OS 34 4! DELAY ADJUST
D6 33 46 TRlfl
D7 W 4] DELAY OUT
Dl 37 4J on
D9 3S 41 BUSY
010 » 4: BUSY ENABLE
DM (MSB) *o 41 Dli ENABLf




MIN MAI UK MAX
1 J 110 t.tM 53. as ill?
1 1.BF0 I'M 43 41 41 ••
D 01B Oil 4* QS3
' OM OSD 0i» i 21
a ooe.s.r 7 54 BAS'C
- 1 00 basic 7 54 BASIC
< iso [ au 1.B1 j 6.7S
'. i soo basic 19 1 BASiC
. OOI | 010 act 1 0.75
> niiitiic 1 37 BASIC
i IO0 BASIC : sa basic
- ;oo basic 5 OB BASIC
'-'
. 100 BASIC 21 •- BASIC
NOTE:
Leads in true position
within .015" (.38mmlR


















CMRR VS FREQUENCY (SDM857)
G
"Ov G = 100
S
sS
10 100 Ik 10k 100k
Frequency IHz)





















i_ onversion Time (usee)
A^D CONVERTER DIFFERENTIAL LINEARITY ERROR










Conversion Time ( usrci
ACCURACY DRIFT VS TEMPERATURE
(SDM856/8J7)




— un-"" - i i i i





1 // I i
INSTRUMENTATION AMPLIFIER OFFSET
WARM-UP (Gain m 500) (SPM8S7)
1
1 5 20
CASE TEMPERATURE VS TIME WITH NO HEAT








A/D CONVERSION TIME VS CLOCK RATE CONTROL
VOLTAGE. 12-BIT RESOLUTION (SPM8S6f8S7)
Convention Time(usecl. II-Bii Resolution













(SDM857 only). By connecting a re
amplifier can be varied as follows:
Pin 2 MUX OUT HI
Pin3 IA IN HI
Pins 4 thru II CH7-CH0
Pin 12 MUX ENABLE 2
Pin 13 MUX ENABLE 1/
A3 OUT
Pin 14 S1N/DIF
Pirn 15. 16, 17 A0 OUT - A2 OUT
Pin 18 CLEAR
Pins 19. 20. 21.22 AO IN - A3 IN
Pin 23 LOAD
Pin 24 BUSY
Pin 25 DIG COM
Pin 26 SHORT CYCLE
Pin 27 10-BIT RESOLUTION
Pin 28 8-BIT RESOLUTION
Pins 29 (hru40 DM311
Pin 41 Dll ENABLE
Pin 42 BUSY ENABLE
Pin 43 BUSY
Pin 44 dm
Pin 45 DELAY OUT
Pin 46 TrTg"
Pin 47 DELAY ADJUST
DESCRIPTION
r between pin I and pin 80 th
Gain =* 2 + (20kfl/ Rest)
,1 instrumentation
where Rut is the gain setting resistor. The IA is factory adjusted for a gain of 2 without any external resistor,
important: If a gain greater than 10 is required an external capacitor must be connected from 'DELAY ADJ."
(pin 47) io +5VDC. This increases an internal delay to allow for the increased settling time of the instrumentation
amplifier (see page 12). For SDM856 make no connection.
High output of the analog input multiplexer. Connect to pin 3 (IA IN HI) for differential operation. Connect to
pin 78 (MUX OUT LO) and pin 3 (SDM8ST) or (S/H IN) pin 68 (SDM856) for single-ended input operation.
(SDM857 only). Positive input of the internal instrumentation amplifier. Connect to pin 2 (MUX OUT HI) for
normal operation. For SDM856 make no connection.
The first 8 (of 16) analog inputs for single-ended operation or the 8 positive inputs for 8-channel differential
input operation.
Connect to pin 14 (S1N/DIF) for single-ended input operation. Connect to pin 13 (MUX ENABLE I) for
differential input operation.
Leave open for single-ended input operation. Connect to pin 12 (MUX ENABLE 2) for differential input
operation. Abo, A3 output line.
Single/ Differential input operation. Connect to pin 12 (MUX ENABLE 2) for single-ended operation. Leave open
for differential input operation.
Output lines from input channel address Latch (A3 OUT is on pin 13).
A low on this line clears the address latch causing the SDM8S6/857 to address channel regardless of the
information present on AO IN - A3 IN. Connect to +5VDC or to user logic circuitry.
Address line* that select one of 16 analog input signals (CHO-CH 15). 0000 selects channels and 1 1 1 1 selects
channel 15. Connect A3 to ground for 6-channel differential operation. The address is latched with a positive TTL
edge on the LOAD (pin 23).
A positive TTL edge on this pin latches the input channel address present on AO IN -A3 IN (pins 19,20.21.22).
This signal will be low during the A/D convention (~25*isec). Output data is not valid while this signal is low.
Connect to S/H CONTROL (pin 66).
Digital common. Connect to ANA COM (pin 63) as close to the SDM856/857 as possible.
Ths pin allows short cycling the A/ D converter for lower resolutions thereby obtaining faster conversion times.
Connect to +5VDC (pin 49) for 12-bit resolution, (pin 27) for 10-bit resolution, or (pin 28) for 8-bit resolution.
To short cycle to 10-bit resolution connect to pin 26. Otherwise, make no connection.
To short cycle to 8-bit resolution, connect to pin 26. Otherwise, make no c
12-bit data bus. 3-state low power Schottky TTL-compatibk.
DTT (pin 441 is enabled when DT7 ENABLE is low.
BUSY (pin 43) is enabled when BUSY ENABLE is low.
3-state output that will be high only while an A/ D conversion is in process. Output data is not valid while this signal
is high.
required.




MSB. Use instead of Dl I when two's complement output a
This pulse is used to delay the beginning of the A/D a
instrumentation amplifier, and sample/hold.
A negative TTL edge on this pin initiates the A' D conversion. Connect to DELAY OUT (pin 45).
When the SDM856/857 is addressed, an internal delay of approximately 30^sec (SDM857) or 15(isec(SDM856)
is initiated to allow for multiplexer, instrumentation amplifier, and sample/ hold settling time. When the IA is
operated with gain > 10 this delay must be increased to allow for the increased settling time of the IA. (see
Table IV and page 14, The delay can also be shortened for faster lower-resolution operation.
A negative TTL edge on this pin initiates the DELAY OUT pulse.
+5VDC at 140mA maximum, 120mA typical
Varying the voltage at this pin changes the clock frequency and thereby changes the conversion speed of theAD
converter. Connect to DIG COM (pin 25) for 12-bit operation (25«isec A/D conversion time). Connect to
+5VDC for 10-bit operation and connect to +I5VDC for 8-bit operation, (see page 13).
SERIAL OUT
A/D converter clock output. Output is present only during A/D conversion. N + I TTL pulses a
520kHz rate where N is the resolution.
Serial output data in NRZ format is synchronous with CLOCKOUT (pin 5 1 1 signal. Use negative ed{
OUT to strobe each bit.







3-state enable lines for data bus DM - DO (MSB = Dll). ENABLE I (pm 54) enables Dll - D8;
ENABLE 2 (pin 56) enables D7 - D4: ENABLE 3 (pin 53) enables D3 - DO. A low on the enable line enables
data outputs.
Positive voltage reference output. Connect to REF IN (pin 57) (through 50fl) for unipolar or bipolar operation
(unless an external reference is used). Also connect to BPO (pin 59) (through 25fl) for bipolar operation.
Reference voltage input. Connect to +2.5V REF OUT (pin 55) (through 50(1 resistor or lOOfl pot) or use
external +2.5V reference. (+2.5V ±IOmV at 0.5mA required).
DESCRIPTION OF PIN FUNCTIONS
NUMBER DESIGNATION
Pin 58 20V RANGE
Pin 59 BPO











A;D convener input resistor. Using SDM857: connect to S/H OUT (pin 62) for ±5V operation. Leave open for
other input ranges. Using SDM8S6: leave open unleu an external 1A with a gain greater than 2 is used.










Pins 70 thru 77 CH8-CHI5
RETO - RET7
Pin 78 MUX OUT LO
Pin 79 IA IN LO
Pin 80 IA GAIN ADJUST
r or a 500 pot for bipolarA/D converter bipolar offset Connect to REF OUT (pin 55) through a 250 r
operation. Leave open for unipolar operation.
A / D converter input resistor. Using SDM857 with internal instrumentation amplifier with a minimum gain of 2:
connect to S/H OUT (pin 62) for to +5V mux input unipolar operation or ±2.5V mux input bipolar operation.
Leave open for i5V input bipolar operation. Using SDM856 without IA; connect to S/H OUT (pin 62) for ±5V
mux input operation.
Negative voltage reference output Maximum current drain from this point without degradation of specifications
is200mA.
Sample/hold output Connect to I0V RANGE (pin 60) or 20V RANGE (pin 58) for normal operations.
Analog common. Connect to DIG COM (pin 25) as close to the SDM856/857 as possible.
-ISVDCai 30mA typical.
-H5VDC at 30mA typical.
A low signal on this line causes the sample/ hold to enter the hold mode. Connect to BUSY (pin 24).
Offset adjust for sample/hold (see Figure 10).
Input to sample/hold amplifier. Connect to IAOUT (pin 69- SDM857) or MUXOUTHI(pin 2) and MUXOUT
LO (pin 78 • SDM856).
(SDM857 only). Instrumentation amplifier output. Connect to S/ H IN {pin 68) for normal operation.
For SDM8S6 make
Analog inputs 8 through 15 for single-ended operation or analog returns through 7 for differential input
operation.
Multiplexer output for CH8-CHI5 (single-ended) or RET0-RET7 (differential). Connect to MUX OUT HI
(pin 2) and IAIN HI (pin 3 -SDM857)orS/H IN (pin 68 -SDM856) for single-ended input operation or connect
to IA IN LO (pin 79) for differential input operation.
(SDM857 only). Negative input of instrumentation amplifier. Connect to ANA COM (pin 63) for single-ended
input operation or MUX OUT LO (pin 78) for differential input operation. For SDM856 make no connection.
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— Connection path under package
V7 Analog Common
/"7"? Digital Common






To Control Logic or NC
'Analog and Digital Common should be connected together close lo the unit.
FIGURE 2. Connection Diagram for SDM857 Operating Under These Conditions:
IA Gain = 10







Unused analog inputs must be connected to ANA COM,
pin 63. When long leads are connected to the inputs, care
must be taken that leads do not pick up excessive noise
from external equipment and wiring. When low level
applications are undertaken, it is usually advisable to
operate the system as an 8-channel, differential input
system (the SDM856 requires an external differential
amplifier to operate in this mode). In this way any noise
will be common to both input wires, and will be rejected
by the instrumentation amplifier. For best noise rejection
use twisted shielded pair cable. The inputs of the
SDM856/857 are protected from damage by voltage as
high as 15.5 volts and from short spikes well in excess of
this for a few microseconds; however, careful wiring and
cable routing practices are recommended.
Single-Ended Inputs
Two configurations may be used with 16 single-ended




Connect pins 2 and 78 to 3
(SDM857) or 68 (SDM856), 79 to
63, unused inputs to 63, and all
signal returns to 63.
Same as local ground except
connect 79 to remote signal
ground. (SDM857 only).
Differential Inputs (SDM857)
Connect the signal inputs to pins 4 through 1 1 , and their
returns to 77 through 70. Connect pin 12 to 13, 2 to 3, 78
to 79, and 69 to 68.
Differential Inputs (SDM856 With External
Instrumentation Amplifier)
Connect the signal inputs to pins 4 through 1 1 , and theii
returns to 77 through 70. Connect pin 12 to 13. Connect
pins 2 and 78 to the noninverting and inverting input of
the amplifier respectively. The output of the amplifier is
connected to pin 68.
AMPLIFIER GAIN (SDM857)
The instrumentation amplifier gain may be set to any
value between 2 and 500 by connecting an external gain
resistor between pins I and 80. The gain is determined by
the formula: G = 2 + (20kfi/RExT). Interna! gain
determining resistors have an accuracy of ±0.1% and a
maximum temperature coefficient of ±I0ppm/°C. In
normal operation IA OUT, pin 69 is connected to S/H
IN, pin 68.
SAMPLE/HOLD




The analog-to-digital converter is essentially a current
input device having a current input range of to 2mA.
The input may be considered a virtual ground summing
point. To convert voltage to current, a center tapped
lOkfl resistor is internally connected to this summing
point. This is illustrated in Figure 3.
The interconnections of the ADC pins and the
S/H OUT, pin 62, are shown in Table L
TABLE I. ADC Range Jumpers.
Input Range (V) Jumper
59 Open. 60 to 62, 58 Open
59 lo 55. &Q iQ 62. 58 Open
59 lo 55. 58 lo 62. 60 Open
NOTE: Input ranges in Table I apply lo ADC only. The input multiplexer is









FIGURE 3. Analog-to-Digital Converter.
OUTPUT CODE
For unipolar binary and offset binary use Dl 1 (pin 40)
for the most significant bit. Two's complement binary is
obtained by using pin 44, BTT , as the most significant bit.
One's complement code may be obtained by a different
offset adjustment in the calibration procedure. Two's
complement and one's complement codes are usually
used only for bipolar signal ranges. For 12-bit resolution.
SHORT CYCLE (pin 26) is left open or taken to +5VDC.
Connect pin 26 to pin 27 (10-bit) or pin 28 (8-bit) to
obtain lower resolution. The conversion lime will be
shortened by the following formula:
(Conversion Time) = (25MSec) x [1 - (I2-R/13)]
Where R is the resolution desired.
NORMAL AND OVERLAP MODE
The two basic modes of system operation are normal and
overlap. In normal operation the channel address, N, is
loaded or clocked into the address latch. The addressed
channel will remain selected during its analog-to-digital
conversion. In overlap mode channel N + 1 is selected
while channel N is being converted. This can be used to
increase the system throughput rate by allowing the
multiplexer and instrumentation amplifier to settle while
a conversion is being made. In this way the throughput
rate is limited by the sample/ hold acquisition time and
the analog-to-digital converter conversion time. This will
be true except for low level operation where the
instrumentation amplifier's settling time has been
increased to a value greater than that required for the
sample/ hold and converter. For this reason, the overlap
mode is more desirable for low level signals. Table II and
Figures 4 and 5 provide additional timing details. At high
signal levels a high source resistance may increase the
multiplexer settling time to an extent which makes the
overlap mode desirable (see page 12).
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FIGURE 5. System Timing for Normal Operation.
Normal Mode Connections
Connect DELAY OUT, pin 45 to TRIG, pin 46.
Overlap Mode Connections
Connect BUSY, pin 24 to STROBE, pin 48, and
DELAY OUT, pin 45 to TRIG, pin 46. Adjust the delay
as shown in Table II and described in the following
paragraph.
DELAY ADJUSTMENT
The delay timer may be adjusted with an external
capacitor or resistor from DELAY ADJUST (pin 47) to
+5VDC. A capacitor will increase the delay to allow for
the increased settling time of the instrumentation
amplifier at high gains while a resistor will decrease the
delay to allow for increased throughput rate with an
external high speed instrumentation amplifier or lower
resolution operation.
The values of R and C versus delay for both the SDM856
and SDM857 are shown in Figures 6, 7, 8 and 9.





(Channels /sec) Delay Time (face)
Accurecv Normal Overlap Normal Overlap
V/V KG JG JG KG JG KG JGand KG JG KG
1 856 only ±0.024% ±0.043% 33k 251c 38k 27k 15 26 35
2 857 only ±0.024% ±0.048% :2k 18k 38k 27k 30 26 35
10 857 only ±0.035% ±0.06^ 22k 18k 38k 27k 30 26 35
100 857 oniv ±0.08% ±0.11% 10k 9k Ilk Ilk 90 90
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Capacitor Value (pF)
FIGURE 6. Typical Capacitor Value to Increase Delay
Time(SDM857).»



















100 200 300 400 500 60
Resistor Value (kfl)
1
FIGURE 8. Typical Resistor Value to Decrease Delay
Time (SDM857).
12
FIGURE 9. Typical Resistor Value to Decrease Delay
Time (SDM856). *
°Capacitor or resistor is connected from pin 47 lo +5V supply.
GROUNDING CONSIDERATIONS
The circuit configuration of a high speed successive
approximation A/D converter is such that low level
analog and digital signals are in close proximity. In fact
4i the two circuits are actually interconnected; for this
*
reason no AC noise voltage should be allowed to exist
between digital and analog ground. Digital and analog
ground should be connected as close to the unit as
possible. In a typical application an SDM module will be
used near a computer. For best results the SDM digital
ground should be connected to the computer's +5VDC
supply ground at the supply terminal. The ±15VDC
supply ground should be left floating, if possible. The
Model 546 +5VDC to ±15VDC DC/DC converter is a
convenient way to do this. For single-ended systems,
signal returns are connected to analog ground; or if a
common remote signal ground is available, the
inverting input of the differential amplifier (SDM857)
should be used for the signal return.
CALIBRATION PROCEDURE
GAIN AND OFFSET ADJUSTMENT
External gain and offset adjust potentiometers are shown
in Figure 10. Cermet pots with a T.C.R. of ±100ppm/°C
or less should be used. The adjustments shown each have



















If adjustment of gain and offset is not required Rl and R2
should be replaced with 25fl and 50fl resistors
respectively. These resistors should be low T.C.
(<±100ppm/°C) metal film or equivalent.
The S/H OFFSET ADJUST (pin 67) may be used as a
fine offset adjustment.
The easiest way to calibrate the device is to connect a
voltage source to multiplexer input CHO (either
differential or single-ended input operation may be used).
Channel zero will be addressed by simply connecting
CLEAR to DIG COM.
After the CHO voltage source has been addressed, set it to
the most negative value of the input range being used plus
1/2LSB. Twelve-bit LSB voltage values are given in
Table III. Connect a triggering source to STROBE and
adjust the offset potentiometer until all output bits are
logic zero with bit D0 dithering between logic zero and
one. Change the source voltage to the most positive value
of, the input range minus 3/2LSB. Adjust the gain
potentiometer until all output bits are logic one with bit
DO dithering between logic one and zero. When a
resolution less than 12 bits is used, the LSB voltage is
given by the formula in Table III where N is the number
of output bits. One's complement coding is obtained by
shifting the previous adjustments up by 1 /2LSB using the
offset potentiometer.
TABLE III. LSB Values for 12-Bit Resolution.
LSB (Volts) = <Range)/(2")




To obtain higher throughput rates at lower accuracy the
A/D clock rate can be adjusted by varying the voltage on
the clock rate adjust pin. This point should be connected
to digital common for 12-bit accuracy, +5VDC for 10-bit
accuracy, or +15VDC for 8-bit accuracy giving
conversion times of 25^sec, 15jisec and lOjusec
respectively. The conversion speed can also be
continuously varied from about 13Msecto HO^secf 12-bit









FIGURE 10. External Gain and Offset Adjustment. FIGURE 11. Clock Rate Adjustment.
CHECKOUT PROCEDURE
Checkout is essentially accomplished by the calibration
procedure. Before the unit is plugged into a new
installation, it is well to go over the pin connection list to
be sure that all 80 pins have been properly connected in
the setup. Linearity and monotonicity may be verified by
varying the input voltage over the complete range during
the calibration procedure,
LATCH
Latch operation can be verified by connecting a pulse
generator to the LOAD input. The address inputs (A0
IN - A3 IN) should appear at the address outputs (A0
OUT - A3 OUT).
AMPLIFIER AND MULTIPLEXER
To check amplifier operation, connect a voltmeter to IA
OUT (pin 69) and observe that the output follows the
input voltage as in the calibration procedure. Check the
multiplexer in the same way noting that the output
changes when the address is changed.
SAMPLE/HOLD
The sample/ hold circuit can be checked during the
calibration procedure by observing the output of the
S/H OUT (pin 62) with an oscilloscope. The waveform
should be approximately as in Figure 12.
The charge offset will vary in a linear mannerfrom about
lOmV for -10V to 30mV for +10V. This is compensated
for by the offset and gain adjustments of the A/D
converter. The spikes during conversion are normal noise





FIGURE 12. Sample/Hold Output Waveform.
ANALOG-TO-DIGITAL CONVERTER
The ADC can be checked out as an individual circuit
element. Connect a fixed voltage to either 20V RANGE
(pin 58) or 10V RANGE (pin 60). After adjusting the gain
and offset errors as described on page 13, the digital
output should represent the analog input as shown in
Table IV. To enable the three-state buffers, pins 53, 54
and 56 should be connected to logic 0.
In overlap, when the amplifier/ multiplexer settling time
is less than the ADC conversion time, set the delay timer
for the ADC conversion time plus the sample/ hold
acquisition time (30jisec plus 10/xsec). When the
amplifier/ multiplexer settling time exceeds the ADC
conversion time plus the S/H acquisition time, set the
delay timer for the amplifier/ multiplexer settling time.
TABLE IV. Delay Timer Settings for Specified Settling
Time Accuracies of the Instrumentation Amplifier.
Full Sate
Input ADC Amplifier Amplifier/ Multiplexer
Range Range Gain Resolution Settling Time (fixe)
To To To
10V -10 to +10 2 2.44mV
±0.2% +0.05% +0.01%
S 10 20
IV Ow+10 10 244*iV 12 H 24
0.1V to +10 100 24.4^V 65 SO 90
20mV Oto+10 500 4.88fiV 320 390 450
APPLICATION NOTES
CHANNEL CAPACITY EXPANSION
The SDM856/857 may be easily expanded to any
number of channels by using Burr-Brown Models
MPC8D and MPC16S. The MPC8D is an 8-channel
double-ended multiplexer, and the MPC16S is a 16-
channel single-ended multiplexer. These devices are
CMOS FET units which can operate from supply
voltages up to ±20VDC. They feature latch-free
operation with full input protection. Binary decoding
and level shifting circuits are included. Logic levels are
jumper selectable for TTL or CMOS. Packaging is a 28-
pin DIP.
There are two methods for using these devices for channel
capacity expansion. The SDM856/857 multiplexer may
be expanded by shunt or series connected multiplexers.
Shunt connection refers to connecting the output of
several multiplexers together and enabling each in
sequence. The disabled devices present a very high
resistance to the common output line. The disadvantages
to this scheme are increased leakage current and output
capacitance. For these reasons shunt connections are
usually used only when it is desired to expand the
capacity by a factor of two or three. A shunt connected
system logic diagram is shown in Figure 13. Forty-eight
single-ended channels are indicated; however 24 double-
ended channels could easily be realized by using two
MPCSD's and connecting the two-sided outputs
appropriately. For large systems series connected
expansion is usually used. In this method the outputs ofa
second tier of multiplexers are connected to the inputs of
the SDM856/857 multiplexer. This allows up to 256
single-ended or 128 double-ended channels to be
addressed. A third tier can be used for 4096 single or 2048
double-ended channels. A logic diagram of a series
system is shown in Figure 14. Double-ended operation
can be obtained by using the MPC8D instead of the
MPC16S and connecting the SDM856/857 for double-
ended operation.
SEQUENTIAL ADDRESSING
Simply adding an external counter will allow sequential
addressing of all 16 input channels (see Figure 15).
ENABLE 4 |
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FIGURE 14. Series Connected Multiplexers, 256 Single-
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At the address and enable inputs a voltage is interpreted
as a logic " 1" if it is greater than 2.4 volts; and "0" if less
than 0.8 volts.
When an input channel has been selected the "on
resistance" from input to output is approximately 1.8kfl.
The input capacitance for each channel is approximately
7pF; while the output capacitance is approximately 25pF
for each 8-channel multiplexer. A circuit model ofanON
channel is shown in Figure 1 6.
FIGURE 15. Sequential Addressing. FIGURE 16. ON Channel Circuit Model.
This model is very important when highspeed switching
of high output impedance sources is required. For
example, if the full accuracy and resolution of the system
is required, the signal at the output of the multiplexer
must be allowed to settle to about 0.01%. If the source
impedance is IkO, the 7pF can be neglected and the
multiplexer has a time constant of 2.8kft x SOpF =
I40nsec. It requires approximately 9 time constants to
settle to 0.01%; \.2busee is well within the 30usec
(SDM857) or 15mscc (SDM856) of the delay timer.
However, if the source impedance had been lOkfl, the
0.01% settling time would have approached 6^xsec. For
high speed multiplexing of higher impedance sources, it
will usually be desirable to parallel the 7pF input
capacitor with a large capacitor, however, this could limit
the source bandwidth. In any case there is no point in
making it any larger than I0 J times the output
capacitance, or 0.5mF. When this size storage capacitor is
used, the output time contant is 1 .8kfl x 50pF * 90nsec.
This means that the system settling time is essentially
determined by the settling time of the differential
amplifier and sample/hold circuit. For switching of large
signals it must be remembered that the ON resistance is
the channel resistance of a FET, and, as such, it is a
nonlinear function of the applied voltages. Any FET will
current limit at its Idss value. As a result, the previous
calculations are only an approximation derived from a
linearized model. The settling time to 0.01% for a 20V
step is approximately A.Onscc for source impedance less
than IkH.
The analog and digital inputs have reverse biased diode
circuits which prevent damage from discharge of static
electricity. However, it is still wise to take reasonable
precaution against static discharge.
BINARY SCALING
Binary scaling of the A/D converter provides LSB
voltages of 2.5mV, 2.5mV, and 5.0mV for voltage ranges
ofOto 10.24V, -5.12V to +5.12V, and -10.24V to +10.24
respectively. These may be obtained by adding external
resistors in series with input resistors of the A/D
converter. Metal film resistors with temperature
coefficients of less than 100ppm/ oC are recommended.
This is shown in Figure 17.
THERMOCOUPLE TEMPERATURE
ACQUISITION
Thermocouples are often used as temperature sensors for
process control systems. Thermocouples are character-
ized by temperature coefficients of 10 to 70mV/°C and
operating ranges of minus hundreds to plus thousands of
degrees centigrade. When the SDM857 is operated with a
instrumentation amplifier gain of 100 to 500, it may be
connected directly to these devices. However, electronic
instrumentation is usually mounted in a temperature
controlled environment with long runs of thermocouple
wire to the actual point of temperature measurement.
These long wire runs often pick up large common-mode
noise signals of 60Hz or higher frequencies. When the
SDM857 is used as an 8-channel differential input
system, the high common-mode rejection of the
instrument amplifier will reject common-mode noise. To
minimize differential mode noise, signal wires should be
twisted and possibly shielded. As a rule, an open twisted
pair is better than a coax, and a shielded, twisted pair
better still. In applications where these wiring practices
cannot always be observed, a differential RC filter may
be used (see Figure 19).
The 10kH resistors and a 10^F capacitor provide low-
pass filtering (U = 0.8Hz) while the 1MO resistors supply
bias current to the instrumentation amplifier. The remote
sensor should be earth grounded to prevent common-
mode voltages from exceeding the +10V range of the
multiplexer. This will usually supply bias current;
however, the resistors provide a back up. It is not obvious
what resistance the bias currents ofthe amplifiers will see.
The 1 Mfl resistors do not enter into an error calculation
for input drift because the low resistance of the sensor
shorts any differential voltage that might be caused by the
offset or difference current of the amplifier. Offset or
difference current is merely the difference between the
bias currents of each input. See page 17 for a worst case
error analysis of the input filter for multiplexed data
acquisition systems. The 1 Mil resistors could have been
put on the output side of the multiplexer eliminating the
need for repeating them for each input; however, this
would have loaded the 10kH resistors ofthe filter causing





To complete a thermocouple system it is necessary to
terminate all thermocouple wire pairs at an isothermal
box or connector strip of some type. An ordinary barrier
strip in an enclosed cabinet with even air circulation is
usually adequate. The temperature of this barrier strip
must be monitored to allow the observed thermocouple
emf to be cold junction compensated. Figure 1 8 shows an
excellent circuit for this purpose. Its output is connected
to one of the input channels to supply ambient
temperature data to the system computer.








Optional I Hz Low-Pass!
Bias Current Filter
Supply Resistors
FIGURE 18. Ambient Temperature FIGURE 19. Thermocouple Inputs.
Sensor.
K
INPUT FILTER DESIGN FOR LOW
LEVEL SYSTEMS
When the SDM856/857 is used to acquire low level
sensor data, it is often desired to place a low-pass, passive
filter on each input. This is usually done to reduce any
differential mode, power line frequency pickup. Figure










FIGURE 20. Input Filter Design for Low Level System.
This circuit is deceptive in its simplicity. Actually four
errors sources should be considered in its design. They
are loading, offset current, charge transfer, and pump out
current.
The static loading error is simply the resistive divider
created by the filter resistors and the lOOMfl input
resistance. For low level sensors, 0. 1% system accuracy is
usually adequate. Thus R should be less than I0~ J x
(100Mft)= lOOkfl. However, if the inputs are scanned at
a high speed, and between scans the multiplexer can be
addressed to a unique channel having a lower resistance,
higher filter resistances can be tolerated because the large
filter capacitor will act as a voltage source during the
30m«c to lOO^sec period required to read each channel.
The filter capacitors will then recharge between scans.
The input offset current caused by the bias currents ofthe
instrument amplifier as well as any leakage current ofthe
multiplexer will cause an error voltage proportional to
the size ofthe filter resistors (E = Ios x 2R). Ofcourse, this
is a static error and as for loading error, may not be
important for some operating conditions. If all channels
have the same resistance most of this error may be
corrected by the offset adjustment of the analog-to-
digital convener. If the offset current drift is 0.1nA/°C
the error is 2R x O.InV/°C. For lOkfl resistors this would
be 2nVI°C.
When the multiplexer scans, charge will be transferred
from the filter capacitor to the 25pF output capacitance
of the multiplexer. For less than 0. 1% of full scale error,
the filter capacitor must be larger than 25000pF. This
assumes that adjacent channels may differ by the full
scale voltage.
Pumpout current refers to charge being transferred from
the filter capacitor to the multiplexer capacitance at time
intervals short enough that the filter capacitor does not
have time to recharge between scans. At high scan rates
this may be considered a DC current which may add to
the offset current. Assume a IOjiF capacitor sampled
once per millisecond. For a 20mV full scale range, the
maximum effective current is (20mV x 25pF)/ lmsec =
0.5nA. If the filter resistors are lOkfl, a 0.5nA x 20kfl =
lOjiV error is created.
When no input filter is used, the signal source must be
able to charge the multiplexers and any cable capacitance
during the channel acquisition time of the multiplexer
and amplifier. This is discussed on page 16. When all of
these errors as well as the basic 2.0mV/ oC input offset
voltage drift of the amplifier are considered, the overall
system accuracy may be estimated.
INSTRUMENTATION AMPLIFIER
OVERLOAD RECOVERY
If an analog input channel is left open or is opened due to
a sensor failure it is possible for the instrumentation
amplifier to saturate when that channel is addressed.
Since the overload recovery time of the IA is usually
much longer than the settling time specification, this can
cause an error on the NEXT channel that is addressed.
One way to avoid this problem is to connect I00MO
resistors from the instrumentation amplifier inputs to
analog common as shown in Figure 21. This technique
will generally work for high level input (gain ^ 10). With
low-level inputs the offset current of the IA will usually











I MUX OUT LO
nttrumcnution Amplifier
MUX OUT HI
FIGURE 21. Circuit to Prevent High Level Saturation.
The SDM856 and SDM857 can be readily interfaced- to
operate with microprocessors. The following circuit
diagrams illustrate several typical applications. The logic














































































































FIGURE 22. SDM856/857 Interfaced to 6800
Microprocessor.
FIGURE 24. SDM856/857 Interfaced to SBC80 Multibus.
Address Select +5VDC
FIGURE 25. SDM856/857 Interfaced to 8085.














Initialize Pon 2 P20-P27 As Outputs
Output P20 = P2,
-P24 Channel Data - Starts Conversion
i (
. ) Processor Enters
,
I Wait State
Output P20 = I Prevents Stan of Another Conversion
Initialize P2I-P24 As Inputs
Output P27 = 10 P26. P2i = I
Input P2I - P24 Read 4 MSB's
Output P26= 10 P2I. P25= I
Input P2I-P24 Read 4 Mid Bits
Output P25 = 10 P27. P26 = 01
Input P21-P24 Read 4 LSB's

















FIGURE 26. SDM856/857 Interfaced to ZS.
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' 11 BINARY GAINS - 1, 2. 4. 8. 16. 32
64, 12a 256. 512. 1D24 V/V
' 4-BIT TTL GAIN CONTROL
' EXCELLENT GAIN NONLINEARITY
0.01% max at 6 = 1024 V/V
LOW GAIN ERRORS - 0.02% MAX
LOW GAIN DRIFT - 10ppm/°C MAX
• LOW VOLTAGE DRIFT -
1uV/°C MAX RTI. G = 1024V/V
• HIGHCMR- HOdBMIN.G = 1024V/V
• HIGH INPUT IMPEDANCE - 10 X 10>n
• LOW OFFSET VOLTAGE
22uV max RTI. G = 1024V/V






















GIVES SYSTEM WIDE RANGE AND HIGH RESOLUTION
k.
International Airpon Industrial Park • P.O. 801 II4O0 • Tucson. Arizona 85734 - Tal. (602} 748-1111 - Twi: 910-352-111 1 - ClWr SSftCCRP - Tela* 66-6401
© Burr-Brown Research Corporation 1978 Printed in U.S.A. April. 1978
DESCRIPTION
The 3606 is a self-contained, Programmable Gain
Instrumentation Amplifier (PGIA) whose gain can be
changed in 1 1 binary weighted steps from I to 1024 V/ V.
The gain control is accomplished through a 4-bit TTL
input.
The PGIA function allows the user to deal with wide
dynamic range signals while maintaining high system
resolution. For example: when used with a 10-bit A to D
converter in a "floating point" system, the 2'° gain range
of the 3606, plus the 2'° range of the converter produces a
total system resolution of 2
2
° (ss 1,000,000:1).
Desirable characteristics of a high performance
instrumentation amplifier are offered by the 3606: high
input impedance (lOGfl), excellent gain nonlinearity
(0.01% max, G = 1024V/V; 0.002% max, G = 1V/V),
high common-mode rejection (lOOdB min, G S 4V/ V),
low gain error (0.02% max with no trimming required),
low gain temperature coefficient (10ppm/°C max), and
tow offset voltage drift vs temperature (luV/"C max
RTI, G = 1024).
Added to these outstanding instrumentation amplifier
characteristics is the ability to change the 3606's gain
under control of a 4-bit TTL input word. An important
characteristic of the 3606 PGIA is its low change in offset
voltage when gain is changed. A unique design approach,
plus laser trimming minimizes this change to a
maximum of ±25mV with no external adjustments. With
two simple offset adjustments the change can be limited
to less than 2mV(lmV typ) at the output over the entire
1V/V to 1024V/V gain range.
A simplified schematic of the 3606 is shown in Figure 1.
The circuit consists of a variable gain high input
impedance voltage follower input stage (Al and A2)
followed by a unity gain difference amplifier (A3) with a
variable gain output stage (A4).
Common-mode voltage is derived for active guard drive
to improve system common-mode rejection. Two-pole,
low pass filtering can easily be implemented on the output
stage to reduce noise bandwidth and improve system
signal-to-noise operation. A latch function is provided to
inhibit gain changes while the digital gain control input is
changed.
Burr-Brown's instrumentation grade monolithic
operational amplifiers, high stability precision thin-film
resistor networks and advanced laser trimming
techniques are used by the 3606 to achieve a
performance, size and cost combination never before
achieved in a PGIA. It is available in a 32-pin dual-in-line
package in either ceramic or metal (hermetic)
configurations.
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FIGURE I. Simplified Schematic
ELECTRICAL SPECIFICATIONS
s typical at 25"C unless otherwise noted.
PARAMETER Conditions 3o06A(7) 3606BO) Units
MIN TYP MAX MIN ( TYP | MAX
GAIN. Gil!
Inaccuracy G = 1 to 1024. U = 1mA ±0.02 ±0.05 ±0.01 ±0.02 %
Nonlinesmy (2) G = 1 to 16
G - 32 to 128








Drift vs Temperature G - 1 to 1024 ±5 ±10 • ppm/'C
vi Time G = 1 to 1024 ±0.01 • %/IO»b».
RATED OUTPUT
Voltage 1. = ±5mA ±10 ±12 • V
Current V„ = ±I0V ±5 ±10 • • mA
Impedance 0.05 n
INPUT CHARACTERISTICS
Absolute Max Voltage No damage ±V (i . V
Common-mode Voltage Range Linear operation ±10 ±10.5 • • V
Differential Impedance 10 II 3 • io'n ii pF
Common-mode Impedance 10 II 3 • 10" fl || pF
OFFSET VOLTAGE. RTO^









vs Temperature ircio+ss'c (±0.0015G (±0.003G ±0.0005C (+O.0OIG mV/X







vs Gain (5) With trimming ±1 ±2 * * mV
INPUT BIAS CURRENT
Initial 25T ±15 =50 ±5 ±20 nA
vs Temperature
-25"C to +8SX ±0.3 • nA/"C
vs Supply Voltage ±0.1 nA/V
INPUT DIFFERENCE CURRENT
Initial 25"C ±15 ±50 ±5 ±20 nA
vs Temperature
-25"C to +8ST ±0.5 • nA/"C
vs Supply Voltage ±0.1 nA/V
INPUT NOISE
Voltage R source sj Slcfl
0.01Hz to 10Hz G = 1024 1.4 • uVp-p
10Hz to 1kHz 1.0 • iiVrmi
Current
0.01Hz to 10Hz 70 * nA p-p
10Hz to IkHz 20 • nA rms
COMMON-MOOE REJECTION
DC. Ikfl Source Imbalance
0*1.2 30 90 90 100 dB
G - 4 to 16 90 100 100 110 dB
G J2 io 1024 100 114 no 114 dB
60Hz. Ikft Source Imbalance
0*1,2 80 86 • dB
G =4 to 16 90 96 dB
G = 32 to 1024 100 106 * dB
DYNAMIC RESPONSE
±3dB Response Small Signal kHz
G = 1 100 kHz
G * 32 to 128 40 kHz
G = 256 to 1024 10 kHz
t.\% Response Small Signal
G = 1 40 kHz
G = 32 to 128 8 kHz
G = 256 to 1024 3 kHz
Slew Rate G= 1 0.2 0.5 - V/*s
Settling Time G= 128
to \% 75 Hi
to 0.1% 100 US
to 0.01% 200 Ml
LOGIC VOLTAGES
"0" Level! 6) +0.4 VT Level(6l +2.4 +5.0 • V
Absolute Max No damage +7 • V
ANALOG SUPPLY
Rated Voltage ±15 tf«
Voltage Range. Derated Performance ±8 ±18 VDC
Current, quiescent ±10 ±20 * mA
ELECTRICAL SPECIFICATIONS CONTINUED
All specifications typical ai 23"C unless otherwise noted.
PARAMETER
Conditions 3606A 0) 3606B (71 Units





























•Specifications tame as 3606A.
I. G = G, Gi
2 Nonlineariiy is the maximum peak deviation from the beat siraightline as a
percent of full scale peak-to-peak output.
3. "RTO" = Referred To Output. May be referred to input by dividing by gain G
4. May be adjusted to zero.
5. Trimmed according to Figure 8.
6. AH digital inputs are I TTL unit load.
7. Specify 3606AG or 3606BG for ceramic package and 3606AM or J606BM for
metal package - sec below.





























PINS: Pin material and plating composition conform to Method 2003
(solderability) of Mtl-Sid-883 {except paragraph 3.2). CASE: Ceramic
MATING CONNECTOR: 2302MC - 5et of two 16pm strips. WEIGHT
13 grams (0.46 oz.).
- 154mm (0.10-)
PINS: Pin material and plating composition conform to Method 2003
isolderabiUty) of Mil-Std-883 (except paragraph 3.2). CASE' Metal
MATING CONNECTOR: 2302MC - Set of two 16 pinstrips. WEIGHT:
13 grams (0.46 ozj.
PIN
DESIGNATIONS




J i Output of Ai
(None) Optional A* Offset Trim
Xi Summing J unction of A,
(None) Optional A. Offset Trim
F Low Pass Filter Pin
J: Input to Aj
Ri Output Reference
O Output
Si Sense G = I
S; Sense G = 4
St Sense G = 2
R Output Reference
GND Analog Common





Di Digital Input, next LSB
G Latch
t Digital Common
D- Digital Input, next MSB
Di Digital Input. MSB
+5 +5V Digital Supply
(None) No Internal Connection
(None) No Internal Connection
Gain Optional External Gain
Gain Optional External Gain
(None) Input CMV
+IN Noninverting Input
+V +I5V Analog Supply
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FIGURE 2. Power Supply and Ground Connections
Figure 2 shows the proper analog and digital power
supply connections. The analog supplies should be
decoupled with l^F tantalum and lOOOpF ceramic
capacitors as close to the amplifier as possible. Because
the amplifier is direct-coupled it must have a ground
return path for the bias currents associated with the
amplifier inputs at pins 2 and 29. If the ground return
path is not inherent in the signal source (floating source) it
must be provided externally. The ground return
resistance (Rgr) should be kept as low as practical. An
upper limit of approximately 50Mfl is established by the
input bias currents of the amplifier and its common-
mode voltage.
SIGNAL CONNECTIONS
In the equation shown in Figure 3, Gi is the input stage
gain and G2 is the output stage gain. CMRR is the
common-mode rejection ratio [CMR (in dB) = 20 log
CMRR (in V/ V)]. Common-mode voltage shown as Ecm
is actually the average ofthe two voltages appearing at the
two inputs (pins 29 and 2) with respect to pin 15 (V, and
V;).
GAIN SETTING
Gain is determined by a 4-bit digital word applied to the
input Do through Dj (see Figure 1). Pin 19 provides a
latch function for the inputs. When pin 19 is a logic 0,
changes on the Do through Dj inputs are inhibited. Pin 1
9
should be at +5V if the latch is not used.
A gain state truth table is shown in Table I. Gains are
determined by the resistor networks shown in Figure 1.
For the state Dj, D2 = 0, 0, the input stage gain is a
function ofthe gain setting resistor Ra connected between
pins 26 and 27. If gains of 1, 2 and 4 are desired, no
connection should be made to pins 26 and 27 and the
resistance across these pins should be kept high with
respect to 40kfl f> 400Mfl).
Gain accuracy is established by laser-trimming the thin-
film resistor networks during assembly. No external, user
trimming is required.
OUTPUT OFFSET
FIGURE 3. Basic Signal Connections
FIGURE 4. Output Offsetting
Basic signal connections are shown in Figure 3. The
connection to pin I4completes the difference amplifier of
Aj (see Figure I). The 3 to 8 jumper connects the output
stage. The pin 9 connection provides a divide-by-two
attenuator for the A4 stage. This is necessary to limit the
signal on the output stage switches to maintain signal
linearity. The pin 1 1 . 1 2 and 1 3 connections to pin 1 close
the feedback loop around A*.
Output offset may be varied by either of two methods
shown in Figure 4. Sources at pin 9 and pin 14 apply
voltages to the noninverting inputs of A4 and A3
respectively (see Figure I). Since the output stage gain
occurs after these points, the output voltage bias
established with V R , and V R; will vary with the output
gain, Gi. Sources connected at pins 9 and 14 must have
resistances low with respect to lOkfl in order not to





(Pins 2 & 29 to 3)
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2* * 5kfl (d + 330pF)
FIGURE 5. Low Pass Filter Connections
For low frequency signals, system performance may be
improved by reducing noise bandwidth in the amplifier.
This may be accomplished with the addition of one or
two external capacitors as shown in Figure 5. C2 is
connected to a 10k/ lOkattenuatorand C, is connected as




S(C: 1-330* 10"") f 20* 10*
ir.-JijL—
I
J L 10 * IO1 R, SC, + R, J
The first term is a first order filter. The second term is
more complex. Rt varies with the output stage gain- 1.4k
for Gj = 4 (see Figure 1). The "1 + ..." nature of the
transfer function prevents a true first order filter rolloff.
For most applications, the first order low pass filter
obtained by Cj provides sufficient filtering. The value of
3553 „, 332,-L>^ fSK"
'Rt. connected between
pins 26 and 27.
C; required for a desired cutoff frequency (f2 in Hz) is
obtained by the equation shown in Figure 5.
LARGER OUTPUT CURRENT
The output current rating of the 3606 is a minimum of
±5mA. The linearity of the gain is affected by output
current. See TYPICAL PERFORMANCE CURVES.
Optimum linearity is achieved with I„^ 1 mA. I„^ 5mA is
acceptable. Above 5mA tt may be desirable to use a
power or current booster as shown in Figure 6. Burr-
Brown's 3329 will provide ±100mA output while Burr-
Brown's 3553 will supply ±200mA. When either booster
is placed inside the feedback loop as shown, the booster's
offset voltage produces no significant errors since it is
divided by the open loop gain of the output stage.
GUARD DRIVE CONNECTIONS
FIGURE 6. Output Current Booster
FIGURE 7. Guard Drive Connections
Use of Che guard drive connection shown in Figure 7 can
improve system common-mode rejection when the
distributed capacitance of the input lines is significant.
The common-mode voltage which appears on the input
lines and on pins 29 and 2 is computed by the 3606
[(V
t + V 2)/2] and appears at pin 28. It is then fed back to
the shield so that the voltage across the distributed
capacitances is minimized. This reduces the common-
mode current and improves common-mode rejection.
The operational amplifier in the voltage follower
configuration is used to supply more current than can be
obtained from the 20k resistors connected internally to
pin 28 (see Figure 1).
OFFSET TRIM
Input Stage Tnm f R
FIGURE 8. Optional Offset Trim
Offset voltages of the 3606 are reduced by laser-trimming
during assembly. This reduces the initial offset voltage
and the offset voltage change with gain change to levels
that are acceptable for most applications. For more
critical applications the offset voltages can be externally
nulled to zero. The following steps should be followed
(see Figure 8).
1. Adjust both R r and R: to mid range
2. Set the gain to minimum (IV/V)
3. Adjust Ri to make V ut equal zero
4. Set the gain to maximum (1024 V/V)
5. Adjust Ri to make Vout equal zero
By using this technique, the change in output offset
voltage caused by a gain change of IV/V to 1024V/V
may be reduced to, typically lmV instead of lOmV with
no external trimming. Trimming may cause the offset
voltage drift vs temperature to increase slightly.
APPLICATIONS
A typical application of 3606 in a microcomputer based
data acquisition system is shown in the block diagram
below.
The purpose of this system is to be able to acquire data
from a specific analog input channel, suitably condition it
(amplify it and convert it to digital form) and store it or
transmit it for further processing.
Initially the Microcomputer loads the RAM (random
access memory) with the required coding for various
desired gains via Data Bus. The coding associates the
gain state truth table for 3606 with corresponding address
locations in the computer memory. So when the
computer puts out an instruction to multiplex a specific
analog input channel through the multiplexer via the
Address Bus, the RAM also receives the same address
information and puts out corresponding gain code to the
PGIA 3606. The 3606 amplifies the multiplexed signal by
the programmed gain value, and outputs it to S/H
(sample and hold). The S/H holds the output value when
it receives the control signal from the computer and the
A/D converts it and outputs it to the computer via the
Data Bus under computer control.
The PGIA 3606 allows the system user to modify and
reprogram gain values for different analog input
channels merely by changing the software computer
program. Since different dedicated instruments are not
required for various input channels, the PGIA also saves
space and overall system costs.



























• LOW POWER CONSUMPTION
CMOS analog switches
ISmW it 100kHz
• PROTECTS SIGNAL SOURCES
Break-telore-make switching
• HIGH THROUGHPUT RATE
• RELIABLE MONOLITHIC CONSTRUCTION
DESCRIPTION
The MPC8S is a single-ended monolithic 8-channel
analog multiplexer and the MPC4D is a monolithic
4-channel differential input output multiplexer. The
digital and analog inputs are protected from
overvoltage inputs thai exceed either power supply.
These CMOS devices feature self-contained binary
channel address decoding and are compatible with
DTL. TTl.. or CMOS input levels. Channel
interaction is eliminated during overvoluge
conditions and also in the event of a power loss. They
are packaged ma 16-pin DIP and dissipate typically
7.5mW.
Illinium ftwn tnnmiim "T f- n«o- rueton. Ariam BB3t- w iwa wiin rweflMSMiii cioir bsrcorp- thrk-mi
9-3
DESCRIPTION
The MPC8S is a single-ended monoinhic 8-channel
analog multiplexer and the MPC4D is a monolithic
differential input output channel analog multiplexer
constructed with failure-protected CMOS devices.
Transfer accuracies of better than 0.0 1 Cr can be achieved
at sampling rates up to 200kHz from signal sources of up
to ±10 volts amplitude.
These DTL TTL CMOS compatible devices feature
self-contained binary channel address decoding. An
ENABLE line is also made available which allows the
user to individually enable an 8-channel group ( MPC8S)
or a 4-channel group (MPC4D) facilitating channel
expansion in either single-mode or multitiered matrix
configurations.
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Digital and analog inputs are failure protected from
either overvoltages that exceed the power supplies or
from the loss of power.
High quality processing is employed to produce CMOS
FET analog channel switches which'have low leakage
current, high OFF resistance, low feedthrough
capacitance and fast settling time.
These devices are housed incompact 16-pin dual-in-line
packages, and are specified for operation over a 0"C to
+75°C temperature range. They are pin and package
























FUNCTIONAL BLOCK DIAGRAM - MPC8S
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Typical for fallowing ci
ELECTRICAL
MODELS MPC8S | MPC4D Units
INPUT
ANALOG INPUT
Voltage Range = 13 V
'.; mum Overvoltage +V supply »3J V
V supply -20
Current 11 Maximum Overvoltage
per channel'" til







Rim Dnh vi Temperature
{Q*C to +7J'C) 0.2J =b.-c
K,- Mismatch
Channel-lo-channel 30 1 50 fl
Differential N.A | SO n
Input Leakage 1 1.
)
0.1
Input Leakage Drift See Figure 9
OFF Characteristic!





Input Leakage 1" 0.02 nA
Leakage Dnfl Sc* Figure 9
Output Leakage with Input
Overvoltage
Of *)JV nA
of -3JV ' hA
DIGITAL INPUTS
LogK-0-(Vi)" ,'J ' •V supply a. V, <0.l at 1 nA V
Lagtc-riVv, )"-'' iv -....-.- v supply al 1 nA V
Channel Select
code • one of code - one of
Enable Logic "0" Howl disables all channels
Log*
-rihighlenables channel select to
POWER REQUIREMENTS
Rated Power Supply Voltages £11 V
Supply Range
t-Supply *toio::o
-Supply 10 to -20
Suppls Drain
At 1 MHr Switching Speed +4.-2 mA





DC to ID Mil Ti mW
OYNAMIC CHARACTERISTICS
Cam Error |20 Mil load! maximum 001 g












Turn OFF 0.3 Ml
Recovery Time Irom Inout Overvoltage
Pulse of )5V for 100 uscc
To 0.0 1T( 150
To 10^ 13 Ml
OUTPUT
Voltage Range *I5 V
Capacitance id Ground 2J | IT" Pf
Capacitance Mumaic.1 K A | G |
TEMPERATURE
Specification Qto-i-75 c
Stonae -ftj io -150 'C
MPC40 AND MPC8S
16 Pin Ceramic Lead Frame top view













1. Total power dissipation due to input
overvoltage current flowing in the input
protection circuitry must be limited to
0.75 watt for both (a) normal operation
with power supplies turned on or (b)
during a fault condition when the
supplies are shorted to ground.
2. Maximum overvoltage is ±Vsupply ±4
volts at 115 mA.
3. 20 volt peak-to-peak 1000 Hzsinewave;
Rsoluce = lOOOH, same signal on all
unused channels.
4. For 20 volts between switched channels.
Rsmrncs = lOOOfl See Figure 5 for
settling time vs. source impedance (Rs).
5. From each side of MPC4D to ground.
6. Leakage measurement made with all





The static or DC transfer accuracy of transmitting the
multiplexer input voltage to the output depends on the
channel ON resistance (Ron), the load impedance, the
source impedance, the load bias current and the
multiplexer leakage current.
SINGLE-END E D MULTIPLEXER STATIC ACCURACY
The major contributors to static transfer accuracy for
single-ended multiplexers are:
Source resistance loading error
Multiplexer ON resistance error
DC offset error caused by both load bias current and
multiplexer leakage current.
Resistive Loading Errors
The source and load impedances will determine the input
resistive loading errors. To minimize these errors:
• Keep loading impedance as high as possible. This mini-
mizes the resistive loading effects of tne source resis-
tance and multiplexer ON resistance. As a guideline.
load impedances of 10* ohms or greater will keep
resistive loading errors to 0.002% or less for 1000 ohm
source impedances. A 10* ohm load impedance will
increase source loading error to 0.2% or more.
* Use sources with impedances as low as possible. A 1000
ohm source resistance will present less than O.OO I %
loading error and 10.000 ohm source resistance will
increase source loading error to 0.01% with a 10" ohm
toad impedance.
Input resistive loading errors are determined by the
following relationship: (see Figure I)




where Re wutce refinance
f*QN s multiplexer ON refinance
INPUT OFFSET VOLTAGE
Bias current generates an input OFFSET voltage as
result of the I R drop across the multiplexer ON resistance
and source resistance. A load bias current of 10
nanoamperes will generate an offset voltage of 20^Vifa
1000 ohm source is used, and 200uV if a 10.000 ohm
source is used. In general, for the MPCSS. [he OFFSET
voltage at the output is determined by:
VOFFSET = ('h * 'l' <RON * RS>
where 1B Bia* current of 3evict multiplexer |i drivmj
1. Multiplexer leakage current
RON Multiplexer ON refinance
KSOURCE J Source reftftance
DIFFERENTIAL MULTIPLEXER STATIC ACCURACY
Static accuracy errors in a differential multiplexer are
difficult to control, especially when it is used for
multiplexing low-level signals with full scale ranges of 10
to 100 millivolts.
The matching properties of the multiplexer, source and
output load play a very important part in determining the
transfer accuracy of the multiplexer. The source
impedance unbalance, common-mode impedance, load
bias current mismatch, load differential impedance
mismatch, and common-mode impedance of the load all
contribute errors to the multiplexer. The multiplexer ON
resistance mismatch, leakage current mismatch and ON
resistance also contribute to differential errors.
The effects of these errors can be minimized by following
the general guidelines described in this section, especially
for low level multiplexing applications. Refer to Figure 2.
L0A0 (OUTPUT DEVICE) CHARACTERISTICS
• Use devices with very low bias current. Generaly. FET
input amplifiers should be used for low level signals less
than 50mV RSR. Low bias current bipolar input
amplifiers are acceptable for signal ranges higher than
50mV FSR. Bias current matching will determine the
input offset.
• The system DC common-mode rejection (CMR) can
never be better than the combined CMR of the
multiplexer and driven load. System CMR will be less
than the device which has the lower CMR figure.
• Load impedances, differential and common-mode.
should be 10'" ohms or higher.
SOURCE CHARACTERISTICS
• The source impedance unbalance will produce offset,
common-mode and channel-to-channel gain-scatter
errors. Use sources which do not have large impedance
unbalances if at all possible.
• Keep source impedances as low as possible to minimize
resistive loading errors.
• Minimize ground loops. If signal lines are shielded.
ground ail shields to a common point at the system
analog common.
If the M PC4D is used for multiplexing high-level signals
of ±1 volt to ±\0 volts full scale ranges, the foregoing
precautions should still be taken, but the parameters are
not as critical as for low-level signal applications.
FIGURE I
.
MPCSS Static Accuracy Equivalent Ore
\ " Ca/2\ > Z load
TTI T '" * i
FIGURE 2: MPC4D Sialic Accuracy Equivalent Circun.
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SETTLING TIME
The gate-lo-source and gate-to-drain capacitance of the
CMOS FET switches, the RC time constants of the
source and the load deiermtne the settling time of the
multiplexer.
Governed by the charge transfer relation i = C —— . the
charge currents transferred toboih load and source by the
analog switches are determined by the amplitude and rise
time of the signal driving the CMOS FET switches and
the gat e-to-d rain and gate-to-source junction
capacitances as shown in Figure 3 and 4. Using this
relationship, one can see that the amplitude of the
switching transients seen at the source and load decrease
proportionally as the capacitance of the load and source
increase. The tradeoff for reduced switching transient
amplitude is increased settling time. If effect, the




- of ihe CMOS PUT switches
C * load Of source capacitance
The source must then redistribute this charge, and the
effect of source resistance on settling time is shown in
Figure 5. This graph shows the settling time for a 20 volt
step change on the input. The settling time for smaller
step changes on the input will be less than that shown in
Figure 5.
SWITCHING TIME
This is the time required for the CMOS FET to turn ON
after a new digital code has been applied to the Channel
Address inputs. It is measured from the 50 percent point
of the address input signal to the 90 percent point of the
analog signal seen at the output for a 10 volt signal change
between channels.
CROSSTALK
Crosstalk is the amount of signal feedthrough from the
three (MPC4D) or seven (MPC8S) OFF channels
appearing at the multiplexer output. Crosstalk is caused
by the voltage divider effect of the OFF channel OFF
resistance and junction capacitances in series with the
Run and Rmu'RCE impedances of the ON channel.
Crosstalk ts measured with a 20 volt pk-pk 1000 Hertz
sine wave applied to all OFF channels. The crosstalk for
these multiplexers is shown in Figure 6.
COMMON-MODE REJECTION (MPC40 ONLY)
The matching properties of the load, multiplexer and
source affect the common-mode rejection (CMR)
capability of a differentially multiplexed system. CMR is
the ability of the multiplexer and input amplifier to reject
signals that are common to both inputs, and to pass on
only the signal difference to the output. Fori he MPC4D.
protection is provided for common-mode signals ot r20
volts above the power supply voltages with no damage to
the analog switches.
MPCSS CHA
FIGURE 3: Settling Time Effect! - MPCSS
,—**—
-o-4-4M-
FIGURE 4: Settling & Common-Mode Effect! - MPC4D. =
The CMR of the MPC4D and Burr-Brown's model 3660
instrumentation .Amplifier is !20dB at DC to I Hz with a
6 dB octave rolloff to 70 dB at 1000 Hz. This
measurement of CMR is shown in Figure 8 and is made
with a Burr-Brown model 3660 Instrumentation
Amplifier connected for a gain of 1000 and with source
unbalance of 1 Itfl and no unbalance.
Factors which will degrade multiplexer and system DC
CMR are:
• Amplifier bias current and differential impedance
mismatch
• Load impedance mismatch
• Multiplexer impedance and leakage current mismatch
• Load and source common-mode impedance
AC CMR rolloff is determined by the amount of
common-mode capacitances (absolute and' mismatch)"
from each signal line to ground. Larger capacitances will
limit CMR at higher frequencies; thus, if good CMR is
desired at higher frequencies, the common-mode
capacitances and unbalance of signal lines and
multiplexer to amplifier wiring must be minimized. Use











FIGURE 6. Crosstalk vs
signal frequency.




FIGURE 5. Settling time vs source














frequency for Model 3670 IA






















FIGURE 7. CMR vs frequency far
Model 3660 IA and MPC4D IG = 1000)
3 5 10 i ;
FIGURE 10. Access time v!
logic level (high).
FIGURE 11. Normalized "ON" resistance vs supply voltage.
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OPERATION & INSTALLATION INSTRUCTIONS
The ENABLE input, pin 2. is included for expansion of
the number of channels on a single node as illustrated in
Figure 12. With ENABLE line at a logic I. the channel is
selected by the 2 bit ( M PC4D) or 3 bit ( M PC8S) Channel
Select Address (shown in the Truth Tables on page 9-4) If
ENABLE is at logic 0, all channels are turned OFF, even
if the Channel Address lines are active. If the ENABLE
tine is not to be used, simply tie it to +V supply.
If the + 15 volt and or-15 volt supply voltage is absent or
shorted lo 'ground, the MPCJD and MPC8S '
multiplexers will nol be damaged; however, some signal
feedthrough to the output will occur. Total package
power dissipation must not be exceeded (see Footnote I.
page 9-5).
For .best settling speed, the input wiring and
interconnections between multiplexer output and driven
dei ices should be kept as short as possible. When driving
the digital inputs from TIL, open collector output with
pull-up resistors are recommended. See Figure 10 (access
time).
To preserve common-mode rejection of the MPC4D, use
twisted-shielded pair wire lor signal lines, and inter-tier
connections and or multiplexer output lines. This will
help common-mode capacitance balance and reduce
stray signal pickup. II shields are used, all shields should
be connected as closely as possible to system analog
common or to the common-mode guard driver.
CHANNEL EXPANSION
SINGLE-ENDED MULTIPLEXER (MPC8S)
Up lo 32 channels (4 multiplexers) can be connected to a
single node, or up to 64 channels using 9 MPCXS
multiplexers on a two-tiered structure as show n in Figure
12 and 13.
DIFFERENTIAL MULTIPLEXER (MPC40)
Single or multi-tiered configurations can be used to
expand multiplexer channel capacity up to 32 channels
using a 32 x I or 16 channels usinga4 x 4 configuration.
SINGLE NODE EXPANSION
The 32 x I configuration is simply eight MPC4D units
tied to a single node. Programming is accomplished wuh
a 5 bit counter. usingthe2LSB's of the counter to control
Channel Address inputs An and Ai and the 3 MSB's ofthe
counter to drive a I of 8 decoder. The I of 8 decoder then
is used to drive the ENABLE inputs (pin 2) of the
MPC4D multiplexers.
TWO TIER EXPANSION
Using a4x4 2-tier structure for expansion to 1 6 channels,
the programming is simplified A 4-bit counter output
does not require a 1 of 8 decoder. The 2 LSB's of the
counter drive the A>, and Ai inputs of the lour first tier
multiplexers and the 2 MSB's of the counter are applied
to the An and Ar inputs of the second tier multiplexer.
Single vs. Multi-Tiered Channel Expansion
In addition to reducing programming complexity, iwo-
lier configu ration offers the added advantages over single
node expansion of reduced OFF channel curreni leakage
(reduced OFFSET), better CMR, and a more reliable
configuration if a channel should fail in the ON condition
(short). Should a channel fail ON in the single node
configuration, data cannot be laken from any channel,
where as only one channel group is failed (4 or 8) in the
multi-tiered configuration.
FIGURE 1 2. 32 Channel. Single-Tier E\pansi
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The MSM5632 is a monolithic, metal-gate CMOS integrated
circuit thai (unctions as a real time clock /calendar for use in
bus-oriented microprocessor applications. The on-cnip 32.758
Hi crystal controlled oscillator time base is counted down to
provide addressable 4-blt I/O data of SECONDS. MINUTES.
HOURS, DAY-OF-WEEK, OATE. MONTH, and YEAR. Data ac-
cess is controlled by 4-bit address. chip select, read, write and
hold inouts. Other functions include 1 2H 1 24H format selection.
leap year identification and manual 1 30 second correction.
The MSM5S32 normally operates from a 5 volt : 5% supply.
Battery oacK-up operation down to 2.2 volts allows continuation
of time keeping when main power is off. One test input facili-
tates rapid testing of the time keeping operations. The MSM5S32
a offered in an tfl-lead dual-in-line plastic <RS suffix) package.
YEAR DAY OF WEEK
23:59:59 12 - 31 - 99 -
- 4-BIT DATA BUS
• 4-81T ADDRESS
• Read. Write. Hold. Chip select Inputs
• Interrupt signal outputs— 1 024. 1 . 1 /60. 1 / 3600 Hz
• 32.769 KHz crystal controlled operation
• Leap year register Bit
12 or 24 hour formal
- 30 second error correction
• Single 5 volt power supply
• Back-up cattery operation to vcc = 2.2 V
Low Power Dissipation
• Hign Density 300 mil 18-Pin Package













A.o to As: Address Inputs
WRITE: Write Enable
READ: Read Enable
HOLD: Count Hold Enable
CS: Chip Select
Do to O.r Data Input/Output
TEST: Test Input
-30 AOJ: ± 30 Second
Correction Input
XT & XT: xtal oscillator
connections


































A* At At Aa Do Di Dj Da
S1 .... 0-9 St or Sto are reset to zero irrespective ot input
data Oo— 03 when write instruction is executed
with address selection10 S10 0-510 Ml 1 .... 0-9110 mho 0-5
10 H 1 .... 0-9
10 10 H 10 • " t t 0~l/ Da = "1" for PM D3="1" for 24 hour format02 = "a" for AM D3="0" for 12 hour format110 W . . . 0-61110 D1 .... 0-9
1 010 • • t 0-3 Da
="1" for 29 days in month 2 -
Da ="0" for 28 days in month 2
10 1 M0 1 .... 0-9
10 1 MO 10 •o~ 1110 1 Y1 .... 0-9
11 Y 10 .... 0-9
(11 * data valid as "0" or "I"
siank don not exist (unrecognized during a writ* and h«4d at "0" during a r«ad)
tdaUDiausMlof AM/PM. 12/24 HOUR and leap year
(2) If D2 previously sat to "1 ". upon completion ot montn 2 day 29. D: will M internally reset to 0"
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FIGURE 2 FIGURE 3
ABSOLUTE MAXIMUM RATINGS
Rating Symbol Value Unit
Supply Voltage Vcc -0.3 <\. 7.0 V
Input Voltage VlN -0.3 * Vcc +0.3 V
Data I/O Voltage Vd -0.3 *. Vcc +0.3 V
Storage Temperature T«„ -55 -- 150 'C
Note: Stresses above those listed under
ABSOLUTE MAXIMUM RATINGS may
cause permanent aamage 10 me device.
This is a stress rating only and functional
operation oi the device at these or at any
orher condition above those indicated in
Che operational sections of this specifica-
tion is not implied. Exposure to absolute
maximum rating conditions (or extended
periods may affect device reliability.
OPERATING CONDITIONS
Parameter Symbol Mln. Typ. Mai. Unit Conditions
Supply Voltage VCC 4.75 5 525 V 5V ± 5%
Standby Supply Voltage Vccs 2.2 5 7 V
Input Signal Level
Vm 3.6 5 Vcc V Vcc = 5V * 5%
vs. -0.3 0. 0.8 V Respect to Gnd
Crystal Oscillator Frea. Kxt) 32.768 KHz
Operating Temperature Ta -30 + 85 "C
DC CHARACTERISTICS
(Vcc = 5V ± 5%; Ta = -30 to -t-85°C. unless otherwise noted)
Parameter Symbol Mln. Typ. Max. Unit Conditions
Input Current ITH 10 25 50 »<A Vim = 5V
0) IlL -1 1 >* Vim = 0V
Data I/O Leakage Current 1LD -1 1 pA Vi/o = to Vcc, CS = "0"
Output Low Voltage Vol 0.4 V lo 1.6 ma. CS = "I". READ = "I"
Output Low Current lot 1.6 mA Vo = 0.4V, CS = -1", READ = 'I"
Operating Supply Current
Ices 30 HA Vcc = 3V. Ta = 25°C
Ice 500 pA Vcc = 5V. Ta = 25°C
(1) XT. XT and 0o~D3 excluded
AC CHARACTERISTICS
CAPACITANCE
Ta = 25 8 C, f = 1 MHI
Parameter Symbol Mln. Typ. Ma*. Unit
Input/Output Capacitance Ci/o 8 pF
Input Capacitance Cm 5 pF
Nosk This parameter is periodically sampled and not 100% tested.
%, READ CYCLE
(Vcc = 5V ± 5%; Ta = 25°C)
Parameter Symbol Mln. Typ. Max. Unit
HOLD Set-up Time tHS 150 •8
HOLD Hold Time tHH •3
HOLD Purse Widtn tHW 1 SEC
READ Hold Time tRH
•a








HrGH IMPEDANCE / 0* VALID
DATA VALID
: 1 . A R«aD occur* during the overlap ol a high CS and a high READ
2. Output Load: 1 TTL Gate, CL = SO pt and Rl = <7 KQ
3. CS may be a permanent "1", or may be coincident with HOLD puiae
WRITE CYCLE
(Vcc= SVs 5%:Ta = 2S°C)
Parameter Symbol Mln. Typ. Max. Unit
HOLD Set-up Time tHS 150 MS
HOLD Hold Time tHH pS
HOLD Pulse Width tHW 1 SEC
ADDRESS Pulse Width Uw 1.7 f&
DATA Pulse Width tOW 1.7 8
DATA Set-up Time tos 0.5 pS
DATA Hold Time tDH 0.2 MS
WRITE Pulse Width tWWr 1.0 «S
WR/TE C/CLE
jT"
i 1 . A WRITE occura during me overlap ot a high CS. a high HOLD and a hign WRITE












A Clock diagram oi the MSM5832 microprocessor real-time
clocK/ calendar and a pac«aqe connection diagram are snown
on (fie first cage Figure 9 illustrates a method of Interfacing
between the ctoek/ calendar circuit and a micro processor-
Figures 9. 1 and 1 1 illustrate alternative standby power supply
circuits. A function table listing relationships between address
inputs, data input/output and internal counter selection is
shown in Figure t . Unless otherwise indicated, the following
descnpfions are based on the dock diagram.
32.7M K Ha OSCILLATOR (pm. 16 and 17): An internal invert-
ing amplifier with feedback resistor. RfB, is connected with a
crystal and two capacitors as shown in Figun 6 to form a stable,
accurate oscillator—which serves as the precision time base of
the circuit Capacitors CI and C2 in series provide the parallel
load capacitance required for precise tuning of the quartz crys-
tal. Typical oscillator performance as a lunction ol ambient
temperature and supply voltage is shown in Figures 2 and 3
respectively.
As — As. (pins 4 — 7): Address inputs, used to select internal
counters tor read/wnte operations (see function table— Figure
1). A "1" is defined as woe. a 0" Is GND. Pull-down to GND
is provided Dy internal resistors.
Do — Oi (pins 9 - 12): Data Inputs/ Outputs, two-way bus lines
controlled by READ and WRITE inputs. As snown in Figure 7
external pull-up resistors ot 4.7K or higher are required by the
open -drain N-ctiannel MOS outputs. 03 is the MS8. Do is the
LSB.
TEST (pin 14); Normally this input is unconnected— pull-down
to GND is provided by an internal resistor— or connected to
GND. With CS at vcc. pulses to VCC on the TEST input will
directly ctocx the Si . MM 0. W. D1 and Yl counters, depending
on which counter is addressed (W and Dl are selected by Oi







Ci = Ci * <5 - 30 of
CWt» SELECT (pki a): Connecting CS input to VCC e
inputs and outputs. Unconnected—pull-down to GNO is pro-
vided by an internal resistor—or connecting CS to GNO will dis-
able HOLD. WRITE. READ. 1 30 ADJ. O0—D3, Ao—03 and
TEST.
As snown in Figure 9 CS can be used to detect system power
failure by connecting system power ( + 5V) to CS. so that wnen
system power is on, all inputs and outputs will be enabled, and
when system power is oft. all inputs and outputs will be disabled.
The threshold voltage ol CS is higher than ail other inputs to
insure correct operation of this function.
HOLD (pM 1 81: Switching this input to VCC inhibits the internal
i hi ciock to the S1 counter. After the specified HOLD set-up
time (1 50 |is). all counters will be m a static state, thus allowing
error-free read or wnte operations. So long as the HOLD pulse
width is less than 1 second, accuracy ol the real time will be
undisturbed. Pull-down to GND is provided by an inlernal
resistor
READ (pin 2): Reed function aa shown in Figure 4 is enabled
when READ is switched to vcc. Pull-down to GND is provided
by an internal resistor.
WRITE (pin 2): Wnte function as shown in figure 5 is enabled
when WRITE is switched to vcc. Pull-down to GNO is provided
by an internal resistor.
30 »DJ (Ptn 15): Momentarily connecting this input to Vcc
(>31.25 ma) will reset seconds (S1 . S10 counters and 2" -2"
frequency dividers) to 00: >' seconds were 30 or more, one
minute is added to the minutes (Ml 1 counter) and if seconds
were lees than 30. the minutes are unchanged. Pull-down to
GND is provided by an internal resistor.
REFERENCE SIGNAL OUTPUT
Reference signals are available as outputs on Oo —03 if CS.
READ and Ao — A3 are at Vcc. Refer to Figunt a for specifics.
As shown in Figum 9 these signals may be used to generate








HOLD = L D0(1) 1024 Hz duty 50%
READ • H Di 1 Hz 122.1 lis
CS. = H D3 1/60 Hz 122.1 jis
A0 - A3 = H 03 1 36CO Hz 122.1 us
(1) 1024 Hz signal at Do not dependent on HOLD input level
TYPICAL APPLICATION-Use with




TYPICAL APPLICATIONS-Alternative Standby Power
Supply Circuits
FIGURE 10 FIGURE 11
USMM32AS MSM5S32HS
PACKAGE SPECIFICATIONS
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IIS/230VAC±lO%47-440HZ (DERATE OUTPUT CURRENT
10% FOR SOHZ OPERATION)
SEE OUTPUT RATINQ CHART. ADJUSTMENT RAN0E.±9%
AC CONNECTION TABLE
FOR USE AT
±.05% FOR A 10% LINE CHANGE.
±.03 % FOR A 50 % LOAD CHANGE.










0* T0 50-C FULL RATED, DERATE LINEARLY TO 40%
AT 70*C.
±.03%/ "C MAXIMUM .010% / *C TYPICAL.
SV. UNITS' 45 %, \Zt 15V. UNITS' 35 %
,
PER ML-STD-8I0C; METHOD 314, PROCEDURE X.
PER MIL-STD-BIOC; METHOD 516, PROCEDURE V.
BULT IN ON ALL 5 V. MODELS SET® 6.ZV.-±. 4V.
OTHER MODELS USE OPTIONAL OVERVOLTAGE
PROTECTION.
50 **, SECONDS FOR A 50% LOAD CHANGE
STABILITY ±.3% FOR 24H0URS AFTER WARM UP
COOLING CONVECTION COOLING IS ADEQUATE WHERE
HON RESTRICTED AIR FLOW IS AVAILABLE. WHEN
OPERATING IN A CONFINED AREA. MOVING AIR OR
CONDUCTION COOLING IS RECOMMENDED.
*NEG. OUTPUT USABLE AT-5VAT.4A BY JUMPERING
EI-E2 AND RESETTING RIB.







POWER—ONE WARRANTS EACH POWER
SUPPLY OF ITS MANUFACTURE THAT DOES
NOT PERFORM TO PUBLISHED
SPECIFICATIONS, AS A RESULT OF
DEFECTIVE MATERIALS OR WORKMANSHIP,
FOR A PERIOD OF TWO (2) FULL YEARS
FROM THE DATE OF ORIGINAL DELIVERY.
RETURNS MUST BE FREIGHT PREPAIO.
POWER-ONE ASSUMES NO LIABILITIES
FOR CONSEQUENTIAL DAMAGES OF ANY
KIND THROUGH THE USE OR MISUSE OF
ITS PRODUCTS BY THE PURCHASER OR
OTHERS. NO OTHER OBLIGATIONS OR
LIABILITIES ARE EXPRESSED OR IMPLIED.
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The development of the SYM-1 based data logger resulted from
two OSDA Solar Demonstration Projects. These projects required
instrumenting nine solar collectors on confinement swine build-
ings and ten solar collectors on grain drying installations to
determine energy use. In evaluating the available funds for
instrumentation the conclusion was made that commercial data
loggers were too expensive to allow instrumenting each solar col-
lector. The alternative to commercial data loggers was to build
a data logger using a microcomputer.
The SYM-1 was selected as the microcomputer to use in
instrumenting the solar collectors. At first an 8-bit analog to
digital converter was used which required the input signal range
to be as close to full scale as possible. Later a 12-bit analog
to digital converter and programmable gain amplifier with gains
from 1 to 1024 was used to obtain 12-bits of resolution for
inputs ranging from 5 millivolts to 5 volts. A CMOS real-time
clock was used to provide the correct time for the data logging.
A battery was provided to provide power to the clock chip during
power outages.
In response to problems where power fluctuations would stop
the processor, a watch-dog timer was developed for the data
logger. The watch-dog timer is an astable timer with its output
connected to the computer reset. Under normal operation the
SYM-1 produces a signal that retriggers the timer every second,
preventing a reset. In the event the processor stops because of
a power glitch, the timer will not be retriggered and generate a
reset signal for the computer.
Data is recorded onto an audio cassette tape which is then
read by another SYM-1 and sent to a minicomputer for analysis
thru the RS232 serial interface. To deal with possible tape
errors, each data observation is recorded on the tape two to four
times depending on the configuration of the data logger. The
SYM-1 reader removes this redundant data and marks the data in
the event of a checksum error.
The data loggers collected data for two heating seasons for
the Solar Livestock Demonstration and one drying season for the
Solar Grain Drying Demonstration. After a few initial electronic
problems the data loggers functioned as designed.
The SYM-1 data logger was used on to instrument two projects
other than solar collectors demonstrating the versatility of the
data logger. An ice freezing project was conducted where the
SYM-1 data controlled the air flow and water additions as well as
collecting data. Engine preformance data was also collected with
this data logger. This required fast sampling rates for short
periods of time with no data logging during during engine stabil-
ization. In both of these cases the SYM-1 data logger preformed
with no modifications to the data logging code, although a con-
trol program was added for the ice freezing project.
